Alternatives and similar repositories for bare-metal-rust-on-riscv

Users that are interested in bare-metal-rust-on-riscv are comparing it to the libraries listed below

• RuSys / Verugent
  Verilog generation tool written in Rust
  ☆59Updated 2 years ago
• ethanuppal / marlin
  🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆62Updated 3 weeks ago
• yupferris / kaze
  An HDL embedded in Rust.
  ☆200Updated last year
• djg / verilated-rs
  Verilator Porcelain
  ☆48Updated last year
• SmithsDigitalForge / rust-hdl
  ☆30Updated 2 years ago
• psurply / dwfv
  A simple digital waveform viewer with vi-like key bindings.
  ☆141Updated 6 months ago
• riscv-rust / riscv-rust-quickstart
  A template for building Rust applications for HiFive1 boards
  ☆215Updated 2 years ago
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆44Updated last year
• rust-osdev / xhci
  A Rust library which is useful to handle xHCI
  ☆46Updated last year
• riscv-rust / gd32vf103-pac
  Peripheral access crate for GD32VF103
  ☆36Updated 9 months ago
• japaric / ultrascale-plus
  Rust on the Zynq UltraScale+ MPSoC
  ☆42Updated 6 years ago
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆84Updated 2 weeks ago
• shady831213 / terminus
  A riscv isa simulator in rust.
  ☆65Updated last year
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆79Updated this week
• hitohira / yokyo
  ☆17Updated 2 years ago
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆87Updated 2 weeks ago
• samitbasu / rhdl
  A Hardware Description Language based on the Rust Programming Language
  ☆235Updated this week
• kuznia-rdzeni / coreblocks
  RISC-V out-of-order core for education and research purposes
  ☆60Updated this week
• coastalwhite / wavedrom-rs
  Beautiful Digital Timing Diagrams with Rust
  ☆85Updated 8 months ago
• Jacajack / hdl
  A proof-of-concept, Rust-inspired, declarative hardware description language optimized for RTL coding
  ☆22Updated 6 months ago
• duskmoon314 / aw-pac
  Peripheral access API for Allwinner SoCs generated from unofficial SVD file
  ☆25Updated this week
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆72Updated this week
• VHDL-LS / rust_hdl_vscode
  VHDL Language Support for VSCode
  ☆67Updated 5 months ago
• cbiffle / rp2040-rustboot
  RP2040 bootloader in Rust
  ☆45Updated 3 years ago
• lmt-swallow / rvvisor
  [WIP] A tiny RISC-V hypervisor software written in Rust
  ☆27Updated 4 years ago
• Javier-varez / p1c0
  An embedded OS for Apple M1 Pro chipsets
  ☆18Updated last year
• mosscomp / moss
  A computer for human beings.
  ☆45Updated 10 months ago
• prjunnamed / prjcombine
  An FPGA reverse engineering and documentation project
  ☆53Updated 2 weeks ago
• trmckay / lib-rv32
  Rust library for emulating RISC-V rv32imac
  ☆23Updated 3 years ago
• tcr / rust-verilog
  Verilog parsing and generator crate.
  ☆21Updated 5 years ago