Alternatives and similar repositories for bare-metal-rust-on-riscv

Users that are interested in bare-metal-rust-on-riscv are comparing it to the libraries listed below

• RuSys / Verugent
  Verilog generation tool written in Rust
  ☆59Updated 2 years ago
• ethanuppal / marlin
  🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆69Updated last week
• yupferris / kaze
  An HDL embedded in Rust.
  ☆201Updated last year
• SmithsDigitalForge / rust-hdl
  ☆30Updated 2 years ago
• djg / verilated-rs
  Verilator Porcelain
  ☆49Updated last year
• riscv-rust / riscv-rust-quickstart
  A template for building Rust applications for HiFive1 boards
  ☆218Updated 2 years ago
• riscv-rust / gd32vf103-pac
  Peripheral access crate for GD32VF103
  ☆36Updated 11 months ago
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆44Updated last year
• psurply / dwfv
  A simple digital waveform viewer with vi-like key bindings.
  ☆143Updated 7 months ago
• rust-embedded / riscv-rt
  Minimal runtime / startup for RISC-V CPU's.
  ☆305Updated last year
• japaric / ultrascale-plus
  Rust on the Zynq UltraScale+ MPSoC
  ☆42Updated 6 years ago
• shady831213 / terminus
  A riscv isa simulator in rust.
  ☆65Updated 2 years ago
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆83Updated this week
• samitbasu / rhdl
  A Hardware Description Language based on the Rust Programming Language
  ☆247Updated this week
• nananapo / veryl-riscv-book
  Let's write RISC-V CPU in Veryl!
  ☆57Updated 2 weeks ago
• moratorium08 / osmium
  A toy operating system written in Rust on RISC V(rv32im)
  ☆207Updated 2 years ago
• veryl-lang / veryl
  Veryl: A Modern Hardware Description Language
  ☆813Updated this week
• Jacajack / hdl
  A proof-of-concept, Rust-inspired, declarative hardware description language optimized for RTL coding
  ☆22Updated 8 months ago
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆97Updated 2 months ago
• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆46Updated 4 years ago
• lmt-swallow / rvvisor
  [WIP] A tiny RISC-V hypervisor software written in Rust
  ☆27Updated 4 years ago
• ciniml / rust-dap
  CMSIS-DAP Rust implementation
  ☆101Updated last year
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆91Updated 3 weeks ago
• VHDL-LS / rust_hdl_vscode
  VHDL Language Support for VSCode
  ☆69Updated 7 months ago
• riscv-software-src / riscof
  ☆92Updated 2 months ago
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆39Updated 5 years ago
• samitbasu / rust-hdl
  A framework for writing FPGA firmware using the Rust Programming Language
  ☆423Updated 5 months ago
• riscv / riscv-plic-spec
  PLIC Specification
  ☆150Updated 2 months ago
• rust-osdev / xhci
  A Rust library which is useful to handle xHCI
  ☆46Updated last year
• dalance / svlint
  SystemVerilog linter
  ☆364Updated last month