Alternatives and similar repositories for bare-metal-rust-on-riscv

Users that are interested in bare-metal-rust-on-riscv are comparing it to the libraries listed below

• RuSys / Verugent
  Verilog generation tool written in Rust
  ☆62Updated 2 years ago
• ethanuppal / marlin
  🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆82Updated 3 weeks ago
• yupferris / kaze
  An HDL embedded in Rust.
  ☆202Updated 2 years ago
• djg / verilated-rs
  Verilator Porcelain
  ☆49Updated 2 years ago
• SmithsDigitalForge / rust-hdl
  ☆30Updated 3 years ago
• riscv-rust / riscv-rust-quickstart
  A template for building Rust applications for HiFive1 boards
  ☆219Updated 2 years ago
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆44Updated last year
• rust-embedded / riscv-rt
  Minimal runtime / startup for RISC-V CPU's.
  ☆304Updated 2 years ago
• samitbasu / rust-hdl
  A framework for writing FPGA firmware using the Rust Programming Language
  ☆451Updated 7 months ago
• shady831213 / terminus
  A riscv isa simulator in rust.
  ☆65Updated 2 years ago
• samitbasu / rhdl
  A Hardware Description Language based on the Rust Programming Language
  ☆272Updated last week
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆95Updated this week
• japaric / ultrascale-plus
  Rust on the Zynq UltraScale+ MPSoC
  ☆42Updated 6 years ago
• veryl-lang / veryl
  Veryl: A Modern Hardware Description Language
  ☆865Updated this week
• Jacajack / hdl
  A proof-of-concept, Rust-inspired, declarative hardware description language optimized for RTL coding
  ☆22Updated 10 months ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆64Updated this week
• psurply / dwfv
  A simple digital waveform viewer with vi-like key bindings.
  ☆143Updated 10 months ago
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆105Updated last week
• rust-osdev / xhci
  A Rust library which is useful to handle xHCI
  ☆46Updated last year
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆265Updated 6 months ago
• lmt-swallow / rvvisor
  [WIP] A tiny RISC-V hypervisor software written in Rust
  ☆27Updated 5 years ago
• nananapo / veryl-riscv-book
  Let's write RISC-V CPU in Veryl!
  ☆57Updated last month
• ekiwi / fst-reader
  Native Rust implementation of the FST waveform format from GTKWave.
  ☆13Updated this week
• riscv-software-src / riscof
  ☆101Updated 4 months ago
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆94Updated last month
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆39Updated 5 years ago
• riscvarchive / configuration-structure
  RISC-V Configuration Structure
  ☆41Updated last year
• riscv-rust / gd32vf103-pac
  Peripheral access crate for GD32VF103
  ☆36Updated last year
• moratorium08 / osmium
  A toy operating system written in Rust on RISC V(rv32im)
  ☆209Updated 2 years ago
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆94Updated 3 months ago