Alternatives and similar repositories for bare-metal-rust-on-riscv

Users that are interested in bare-metal-rust-on-riscv are comparing it to the libraries listed below

• RuSys / Verugent
  Verilog generation tool written in Rust
  ☆61Updated 2 years ago
• ethanuppal / marlin
  🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆75Updated this week
• djg / verilated-rs
  Verilator Porcelain
  ☆49Updated 2 years ago
• riscv-rust / riscv-rust-quickstart
  A template for building Rust applications for HiFive1 boards
  ☆218Updated 2 years ago
• SmithsDigitalForge / rust-hdl
  ☆30Updated 2 years ago
• yupferris / kaze
  An HDL embedded in Rust.
  ☆202Updated 2 years ago
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆44Updated last year
• samitbasu / rust-hdl
  A framework for writing FPGA firmware using the Rust Programming Language
  ☆431Updated 6 months ago
• ciniml / rust-dap
  CMSIS-DAP Rust implementation
  ☆103Updated last year
• rust-embedded / riscv-rt
  Minimal runtime / startup for RISC-V CPU's.
  ☆304Updated 2 years ago
• riscv-rust / gd32vf103-pac
  Peripheral access crate for GD32VF103
  ☆36Updated last year
• psurply / dwfv
  A simple digital waveform viewer with vi-like key bindings.
  ☆143Updated 9 months ago
• nananapo / veryl-riscv-book
  Let's write RISC-V CPU in Veryl!
  ☆57Updated this week
• samitbasu / rhdl
  A Hardware Description Language based on the Rust Programming Language
  ☆254Updated 3 weeks ago
• japaric / ultrascale-plus
  Rust on the Zynq UltraScale+ MPSoC
  ☆42Updated 6 years ago
• lmt-swallow / rvvisor
  [WIP] A tiny RISC-V hypervisor software written in Rust
  ☆27Updated 5 years ago
• duskmoon314 / aw-pac
  Peripheral access API for Allwinner SoCs generated from unofficial SVD file
  ☆25Updated 3 weeks ago
• shady831213 / terminus
  A riscv isa simulator in rust.
  ☆65Updated 2 years ago
• Jacajack / hdl
  A proof-of-concept, Rust-inspired, declarative hardware description language optimized for RTL coding
  ☆22Updated 9 months ago
• riscv-rust / k210-hal
  Rust's hardware abstract layer (HAL) for K210 chip, a dual RV64GC SoC with hardware accelerated AI peripherals. Contributions welcomed!
  ☆73Updated last year
• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆45Updated 4 years ago
• veryl-lang / veryl
  Veryl: A Modern Hardware Description Language
  ☆837Updated this week
• ciniml / fpga_samples
  FPGA samples
  ☆23Updated 2 months ago
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆91Updated this week
• ftdi-rs / libftd2xx
  Rust safe wrappers for the libftd2xx drivers
  ☆38Updated 3 weeks ago
• moratorium08 / osmium
  A toy operating system written in Rust on RISC V(rv32im)
  ☆208Updated 2 years ago
• riscv-rust / longan-nano
  Board support package for the Longan Nano board
  ☆119Updated last year
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆39Updated 5 years ago
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆102Updated this week
• sipeed / bl602-hal
  Hardware Abstract Layer for BL602 RISC-V WiFi + BLE SoC in embedded Rust
  ☆78Updated last year