defermelowie / bare-metal-rust-on-riscvLinks
A Simple template for bare metal Rust on RISC-V
β18Updated last year
Alternatives and similar repositories for bare-metal-rust-on-riscv
Users that are interested in bare-metal-rust-on-riscv are comparing it to the libraries listed below
Sorting:
- Verilog generation tool written in Rustβ59Updated 2 years ago
- π¦ No nonsense hardware testing/simulation in Rust π οΈ | Verilog, Spade, Verylβ54Updated last month
- An HDL embedded in Rust.β199Updated last year
- Verilator Porcelainβ48Updated last year
- A simple digital waveform viewer with vi-like key bindings.β138Updated 4 months ago
- β30Updated 2 years ago
- Read and write VCD (Value Change Dump) files in Rustβ44Updated last year
- β17Updated 2 years ago
- Unofficial Yosys WebAssembly packagesβ71Updated this week
- Rust on the Zynq UltraScale+ MPSoCβ42Updated 6 years ago
- A template for building Rust applications for HiFive1 boardsβ214Updated 2 years ago
- RISCV Core written in Calyxβ17Updated 11 months ago
- This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory protβ¦β74Updated this week
- VHDL Language Support for VSCodeβ67Updated 4 months ago
- A Hardware Description Language that doesn't make you want to pull your hair out | read-only mirror of https://gitlab.com/spade-lang/spadβ¦β28Updated last week
- A hardware compiler based on LLHD and CIRCTβ262Updated last month
- The LLHD reference simulator.β39Updated 4 years ago
- A Rust library which is useful to handle xHCIβ45Updated 11 months ago
- A tiny RISC-V instruction decoder and instruction set simulatorβ23Updated last month
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.β19Updated 3 years ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.β76Updated 2 weeks ago
- Fearless hardware designβ178Updated this week
- A new Hardware Design Language that keeps you in the driver's seatβ113Updated this week
- End-to-end synthesis and P&R toolchainβ86Updated 2 weeks ago
- [WIP] A tiny RISC-V hypervisor software written in Rustβ27Updated 4 years ago
- β14Updated last week
- RISC-V out-of-order core for education and research purposesβ59Updated last month
- A computer for human beings.β44Updated 8 months ago
- Veryl: A Modern Hardware Description Languageβ750Updated this week
- Beautiful Digital Timing Diagrams with Rustβ83Updated 7 months ago