Alternatives and similar repositories for polarfire-soc-bare-metal-examples

Users that are interested in polarfire-soc-bare-metal-examples are comparing it to the libraries listed below

• polarfire-soc / polarfire-soc-documentation
  PolarFire SoC Documentation
  ☆58Updated last month
• polarfire-soc / hart-software-services
  PolarFire SoC hart software services
  ☆46Updated 2 weeks ago
• SpinalHDL / openocd_riscv
  Spen's Official OpenOCD Mirror
  ☆50Updated 6 months ago
• Avnet / petalinux
  Repository used to support automated builds under PetaLinux tools that use Yocto.
  ☆61Updated 5 months ago
• stnolting / neorv32-setups
  📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.
  ☆83Updated last week
• polarfire-soc / icicle-kit-reference-design
  PolarFire SoC Icicle Kit Libero reference design
  ☆41Updated last month
• hdl / awesome
  A curated list of awesome resources for HDL design and verification
  ☆158Updated last week
• polarfire-soc / meta-polarfire-soc-yocto-bsp
  This repository is no longer maintained and will be archived, please see https://github.com/linux4microchip/meta-mchp
  ☆56Updated last month
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆106Updated last week
• polarfire-soc / polarfire-soc-linux-examples
  ☆16Updated last month
• Xilinx / chipscopy
  ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…
  ☆59Updated last month
• AEW2015 / fpga-colab
  FPGA examples on Google Colab
  ☆27Updated last month
• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆77Updated 2 weeks ago
• imrickysu / ZYNQ-Custom-Board-Bring-Up-Guide
  This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…
  ☆69Updated 7 years ago
• wyvernSemi / vproc
  Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments
  ☆65Updated 2 months ago
• Digilent / digilent-vivado-scripts
  ☆69Updated last month
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆84Updated 9 months ago
• FPGA-Research / byteman
  Bitstream relocation and manipulation tool.
  ☆47Updated 2 years ago
• enjoy-digital / litejesd204b
  Small footprint and configurable JESD204B core
  ☆45Updated 3 months ago
• ATaylorCEngFIET / Mastering_AMD_MicroBlaze_Processor_The_PetaLinux_Class
  ☆17Updated last year
• antmicro / fastvdma
  Antmicro's fast, vendor-neutral DMA IP in Chisel
  ☆124Updated 4 months ago
• os-fpga / FOEDAG
  Framework Open EDA Gui
  ☆68Updated 9 months ago
• vfinotti / cortex-m0-soft-microcontroller
  Soft-microcontroller implementation of an ARM Cortex-M0
  ☆26Updated 6 years ago
• antmicro / litex-vexriscv-tensorflow-lite-demo
  TF Lite demo on LiteX/VexRiscv soft RISC-V SoC on a Digilent Arty board
  ☆68Updated 3 years ago
• antmicro / topwrap
  A Python package for generating HDL wrappers and top modules for HDL sources
  ☆36Updated 2 weeks ago
• efard / DSPHDL
  Digital Signal Processing and Well-Known Modulations on HDL
  ☆41Updated 3 months ago
• tmeissner / cryptocores
  cryptography ip-cores in vhdl / verilog
  ☆41Updated 4 years ago
• polarfire-soc / polarfire-soc-bare-metal-library
  Bare metal embedded software drivers and examples for PolarFire SoC
  ☆22Updated 3 years ago
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆71Updated 2 months ago
• hdl / containers
  Building and deploying container images for open source electronic design automation (EDA)
  ☆116Updated 11 months ago