polarfire-soc / polarfire-soc-buildroot-sdk
This repository is archived, please see: https://github.com/linux4microchip/buildroot-external-microchip
☆20Updated last year
Related projects ⓘ
Alternatives and complementary repositories for polarfire-soc-buildroot-sdk
- Bare metal embedded software drivers and examples for PolarFire SoC☆20Updated 2 years ago
- PolarFire SoC yocto Board Support Package☆47Updated 3 weeks ago
- PolarFire SoC Documentation☆40Updated last week
- ☆11Updated 2 weeks ago
- Small footprint and configurable SPI core☆39Updated this week
- This repository contains iCEBreaker examples for Amaranth HDL.☆36Updated last year
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- PolarFire SoC hart software services☆36Updated last week
- A reconfigurable logic circuit made of identical rotatable tiles.☆19Updated 2 years ago
- Spen's Official OpenOCD Mirror☆47Updated 8 months ago
- QSPI flash multiplexer - connect a SPI NOR flash to either an embedded system or a programmer for remote firmware tests☆50Updated 3 years ago
- PolarFire SoC Icicle Kit Libero reference design☆31Updated 3 weeks ago
- A simple script to build open-source FPGA tools.☆53Updated 2 years ago
- verilog core for ws2812 leds☆31Updated 3 years ago
- Ultimate ECP5 development board☆101Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month
- Benchmark suite for real-time behavior, including interrupt latency and context switching times☆15Updated 3 years ago
- Repo that shows how to use the VexRiscv with OpenOCD and semihosting.☆21Updated 2 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆29Updated 4 years ago
- Software, tools, documentation for Vegaboard platform☆63Updated 4 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆92Updated last year
- Use ECP5 JTAG port to interact with user design☆24Updated 3 years ago
- ☆43Updated 7 months ago
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- LiteX project for the ButterStick bootloader☆12Updated last year
- RISC-V Processor written in Amaranth HDL☆31Updated 2 years ago
- ☆63Updated 4 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆169Updated last month
- VexRiscv-SMP integration test with LiteX.☆24Updated 3 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆58Updated 5 years ago