This repository is no longer maintained and has been archived, please see https://github.com/linux4microchip/meta-mchp
☆59Apr 21, 2026Updated 3 weeks ago
Alternatives and similar repositories for meta-polarfire-soc-yocto-bsp
Users that are interested in meta-polarfire-soc-yocto-bsp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PolarFire SoC Documentation☆67Apr 28, 2026Updated 3 weeks ago
- PolarFire SoC hart software services☆57Apr 30, 2026Updated 2 weeks ago
- PolarFire SoC Icicle Kit Libero reference design☆47Apr 28, 2026Updated 3 weeks ago
- Axiom Alpha prototype hardware source files (electronic schematics, documentation, PCB layouts, etc.)☆22Jun 10, 2014Updated 11 years ago
- Linux kernel source tree☆26Feb 19, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SiFive OpenEmbedded / Yocto BSP Layer☆56Apr 28, 2026Updated 3 weeks ago
- LTE Link Monitor app for nRF Connect for Desktop☆13Apr 3, 2024Updated 2 years ago
- Old Altera BSP layer for OpenEmbedded/Yocto Project ( please use https://github.com/altera-opensource/meta-intel-fpga-refdes)☆49Jun 7, 2023Updated 2 years ago
- Footprints, models and miscellaneous hardware files☆13Jan 2, 2019Updated 7 years ago
- RISC-V microcontroller board based on SiFive FE310.☆159Feb 20, 2026Updated 3 months ago
- OpenEmbedded/Yocto software layer for video game system emulators☆14Jun 6, 2021Updated 4 years ago
- FreeBSD src tree☆18Oct 12, 2020Updated 5 years ago
- ☆21Aug 22, 2022Updated 3 years ago
- Lattice iCE40: development platform for PlatformIO☆42May 31, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Ensemble Graphics Toolkit - Modern C++ GUI Toolkit for Microprocessors☆70Nov 18, 2025Updated 6 months ago
- Axiom Alpha prototype software (FPGA, Linux, etc.)☆30Dec 9, 2015Updated 10 years ago
- PCB files for Adafruit Analog K-Type Thermocouple Amplifier AD8495 Breakout☆12May 16, 2019Updated 7 years ago
- ☆13May 1, 2014Updated 12 years ago
- Buildroot External for Microchip SoC☆48Apr 30, 2026Updated 2 weeks ago
- Repo Manifests for the Yocto Project Build System☆45Updated this week
- ☆27Apr 12, 2019Updated 7 years ago
- Systemd service to reset (ifdown & ifup) all wireless interfaces on boot. Greatly improves reliability of wifi adapters on the BeagleBon…☆16Aug 25, 2017Updated 8 years ago
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- sopc2dts development repository☆14Nov 3, 2020Updated 5 years ago
- Code of paper "EnclaveFuzz: Finding Vulnerabilities in SGX Applications"☆26Jan 1, 2026Updated 4 months ago
- Yocto/OE metadata for the external sourcery g++ toolchain☆27Dec 12, 2023Updated 2 years ago
- OpenWRT core as Yocto layer☆21Jan 10, 2018Updated 8 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆72May 11, 2023Updated 3 years ago
- TorizonCore repo manifest☆24Jan 22, 2021Updated 5 years ago
- All Logi specific HDL code (platform specific interface, extension boards, specific hdl, etc)☆31Jan 25, 2016Updated 10 years ago
- sphinxcontrib-images extension☆23Jul 29, 2025Updated 9 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆34May 12, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆10Nov 26, 2018Updated 7 years ago
- An esp32-s2 based development board in a tiny form factor 🚀☆22Sep 11, 2021Updated 4 years ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆11Jun 2, 2021Updated 4 years ago
- Second level bootloader for Microchip SoC (aka AT91)☆122Apr 30, 2026Updated 2 weeks ago
- ☆16Oct 2, 2022Updated 3 years ago
- Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment☆14Sep 17, 2019Updated 6 years ago
- CAROS yocto meta layer☆11Jun 23, 2017Updated 8 years ago