polarfire-soc / icicle-kit-reference-design
PolarFire SoC Icicle Kit Libero reference design
☆39Updated last month
Alternatives and similar repositories for icicle-kit-reference-design:
Users that are interested in icicle-kit-reference-design are comparing it to the libraries listed below
- PolarFire SoC Documentation☆53Updated 2 months ago
- Bare metal example software projects for PolarFire SoC☆34Updated 2 weeks ago
- ☆15Updated last week
- Bare metal embedded software drivers and examples for PolarFire SoC☆22Updated 3 years ago
- PolarFire SoC hart software services☆38Updated 4 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 2 months ago
- ☆41Updated 4 years ago
- Spen's Official OpenOCD Mirror☆48Updated 2 weeks ago
- PolarFire SoC yocto Board Support Package☆53Updated 5 months ago
- A lightweight Controller Area Network (CAN) controller in VHDL☆26Updated 4 months ago
- VHDL PCIe Transceiver☆28Updated 4 years ago
- Demo projects for various Kintex FPGA boards☆51Updated 10 months ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆67Updated 7 years ago
- Triple Modular Redundancy☆25Updated 5 years ago
- ☆41Updated last year
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- Future Electronics Creative Eval Board featuring a Microsemi SmartFusion2 or IGLOO2 FPGA☆16Updated 5 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- Python script to transform a VCD file to wavedrom format☆75Updated 2 years ago
- Wishbone interconnect utilities☆39Updated last month
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆32Updated last week
- ☆33Updated 4 years ago
- Extensible FPGA control platform☆59Updated last year
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆26Updated 2 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆36Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆85Updated 6 years ago
- Small footprint and configurable JESD204B core☆41Updated 2 months ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆47Updated this week
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year