polarfire-soc / icicle-kit-reference-design
PolarFire SoC Icicle Kit Libero reference design
☆39Updated last month
Alternatives and similar repositories for icicle-kit-reference-design:
Users that are interested in icicle-kit-reference-design are comparing it to the libraries listed below
- PolarFire SoC Documentation☆55Updated 3 weeks ago
- Bare metal embedded software drivers and examples for PolarFire SoC☆22Updated 3 years ago
- ☆16Updated last month
- Bare metal example software projects for PolarFire SoC☆34Updated last month
- PolarFire SoC hart software services☆42Updated last month
- Spen's Official OpenOCD Mirror☆49Updated 2 months ago
- PolarFire SoC yocto Board Support Package☆54Updated last month
- ☆41Updated 5 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆67Updated 7 years ago
- ☆69Updated last month
- VHDL PCIe Transceiver☆28Updated 4 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- Small footprint and configurable JESD204B core☆42Updated 2 weeks ago
- A simple I2C minion in VHDL☆60Updated 5 years ago
- Extensible FPGA control platform☆60Updated 2 years ago
- An open-source HDL register code generator fast enough to run in real time.☆64Updated last week
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆75Updated this week
- Demo projects for various Kintex FPGA boards☆55Updated 2 weeks ago
- ☆37Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 3 months ago
- A lightweight Controller Area Network (CAN) controller in VHDL☆26Updated 6 months ago
- ☆45Updated 2 years ago
- DPLL for phase-locking to 1PPS signal☆32Updated 8 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆32Updated this week
- ☆41Updated last year
- Ultimate ECP5 development board☆106Updated 5 years ago
- ☆27Updated 3 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 2 months ago