Alternatives and similar repositories for alexnet-forwardpath:

Users that are interested in alexnet-forwardpath are comparing it to the libraries listed below

• nachiket / papaa-opencl
  OpenCL Labs for PAPAA Summer School 2016 Edition
  ☆46Updated 7 years ago
• Xingxiangrui / MTCNN_with_HLS_On_FPGA
  MTCNN with convolution reprogramed in c
  ☆14Updated 5 years ago
• lankas / SqueezeNet
  ☆39Updated 7 years ago
• xiangze / CNN_FPGA
  verilog CNN generator for FPGA
  ☆34Updated 4 years ago
• dicecco1 / fpga_caffe
  ☆119Updated 7 years ago
• cornell-zhang / facedetect-fpga
  ☆45Updated 5 years ago
• yunqu / dac_2018
  Design contest for DAC 2018
  ☆17Updated 7 years ago
• heya5 / ZYNQ_Linux_CNN
  This project implemented an unoptimized simple convolutional neural network in ZYNQ's PL and realized data transmission through axidma dr…
  ☆12Updated 6 years ago
• xyzxinyizhang / 2018-DAC-System-Design-Contest
  ☆53Updated 5 years ago
• phdegen / object_detection_on_zynq_mpsoc
  ☆19Updated 7 years ago
• pp-Innovate / FPGA-ZynqNet
  FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS
  ☆111Updated 7 years ago
• doonny / Embedded-Neural-Network
  collection of works aiming at reducing model sizes or the ASIC/FPGA accelerator for machine learning
  ☆7Updated 7 years ago
• yuehniu / embeddedCNN
  Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.
  ☆25Updated 6 years ago
• wanganran / XNORNet4FPGA
  XNOR-Net inference on low-power IGLOO FPGA using Chisel
  ☆9Updated 7 years ago
• Xilinx / xilinx-tiny-cnn
  ☆143Updated 6 years ago
• FelixWinterstein / Vivado-KMeans
  Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs
  ☆48Updated 7 years ago
• Anonymous788 / YOLO_BlockCir
  ☆33Updated 6 years ago
• onioncc / iSmartDNN
  Light-weighted neural network inference for object detection on small-scale FPGA board
  ☆91Updated 5 years ago
• nikkatsa7 / HOG_Zedboard
  A real time Histogram of Oriented Gradients Implementation on FPGA
  ☆32Updated 6 years ago
• brianwchh / zynq-VDMA-driver-StereoVisionApp
  ☆14Updated 2 years ago
• g0kul / vcnn
  Verilog Convolutional Neural Network on PYNQ
  ☆28Updated 7 years ago
• max2ma / shiftNet
  ☆14Updated 5 years ago
• dhm2013724 / Xilinx_FPGA_HLS-Mapping-Neural-Network-to-Hardware
  At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA
  ☆31Updated 6 years ago
• Yang-YiFan / DiracDeltaNet
  PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs
  ☆31Updated 5 years ago
• mohaghasemzadeh / ReBNet
  Residual Binarized Neural Network
  ☆43Updated 7 years ago
• icubecorp / nvdla_compiler
  ☆21Updated 6 years ago
• amohant4 / HLS_for_CNN
  This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.
  ☆14Updated 7 years ago
• mtmd / FPGA_Based_CNN
  FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.
  ☆181Updated 8 years ago
• Xilinx / SDSoC_Examples
  ☆83Updated 4 years ago
• Caiyujie007 / OpenVPU
  This is an open CNN accelerator for everyone to use
  ☆14Updated 5 years ago