Alternatives and similar repositories for alexnet-forwardpath:

Users that are interested in alexnet-forwardpath are comparing it to the libraries listed below

• nachiket / papaa-opencl
  OpenCL Labs for PAPAA Summer School 2016 Edition
  ☆46Updated 7 years ago
• lankas / SqueezeNet
  ☆39Updated 7 years ago
• Xingxiangrui / MTCNN_with_HLS_On_FPGA
  MTCNN with convolution reprogramed in c
  ☆14Updated 5 years ago
• cornell-zhang / facedetect-fpga
  ☆45Updated 4 years ago
• phdegen / object_detection_on_zynq_mpsoc
  ☆19Updated 7 years ago
• yunqu / dac_2018
  Design contest for DAC 2018
  ☆17Updated 6 years ago
• xiangze / CNN_FPGA
  verilog CNN generator for FPGA
  ☆34Updated 4 years ago
• dicecco1 / fpga_caffe
  ☆119Updated 7 years ago
• max2ma / shiftNet
  ☆14Updated 4 years ago
• onioncc / iSmartDNN
  Light-weighted neural network inference for object detection on small-scale FPGA board
  ☆91Updated 5 years ago
• atrifex / CNN-Acceleration
  Implementing CNN code in CUDA and OpenCL to evaluate its performance on NVIDIA GPUs, AMD GPUs, and an FPGA platform.
  ☆54Updated 7 years ago
• nikkatsa7 / HOG_Zedboard
  A real time Histogram of Oriented Gradients Implementation on FPGA
  ☆31Updated 6 years ago
• pp-Innovate / FPGA-ZynqNet
  FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS
  ☆107Updated 7 years ago
• heya5 / ZYNQ_Linux_CNN
  This project implemented an unoptimized simple convolutional neural network in ZYNQ's PL and realized data transmission through axidma dr…
  ☆12Updated 6 years ago
• mohaghasemzadeh / ReBNet
  Residual Binarized Neural Network
  ☆44Updated 6 years ago
• ISKU / FAST9-Accelerator
  FAST-9 Accelerator for Corner Detection
  ☆36Updated 4 years ago
• hirayaku / DAC2018-TGIIF
  The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track
  ☆89Updated 6 years ago
• Anonymous788 / YOLO_BlockCir
  ☆32Updated 5 years ago
• OpenDLA / OpenDLA
  A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.
  ☆138Updated 7 years ago
• gplhegde / caffepresso
  CaffePresso: An Optimized Library for Deep Learning on Embedded Accelerator-based platforms
  ☆88Updated 3 months ago
• dhm2013724 / Xilinx_FPGA_HLS-Mapping-Neural-Network-to-Hardware
  At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA
  ☆31Updated 6 years ago
• xyzxinyizhang / 2018-DAC-System-Design-Contest
  ☆53Updated 5 years ago
• slongfield / StereoCensus
  Verilog Implementation of the Census Transform Stereo Vision algorithm
  ☆28Updated last year
• sazczmh / High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS
  This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…
  ☆37Updated 5 years ago
• Caiyujie007 / OpenVPU
  This is an open CNN accelerator for everyone to use
  ☆14Updated 5 years ago
• Xilinx / SDSoC_Examples
  ☆83Updated 4 years ago
• cs217 / cs217.github.io
  Course Webpage for CS 217 Hardware Accelerators for Machine Learning, Stanford University
  ☆96Updated last year
• fengfu-chris / caffe-twns
  Implementation of Ternary Weight Networks In Caffe
  ☆62Updated 8 years ago
• sea212 / Implementation-of-an-artificial-neural-network-on-a-zynq7045-fpga-using-sdsoc
  This repository contains a SDSoC Project which includes an implementation of a 3-layered artificial neural network (testphase only). It c…
  ☆12Updated 8 years ago
• g0kul / vcnn
  Verilog Convolutional Neural Network on PYNQ
  ☆28Updated 6 years ago