Shakti: development platform for PlatformIO
☆35May 31, 2022Updated 3 years ago
Alternatives and similar repositories for platform-shakti
Users that are interested in platform-shakti are comparing it to the libraries listed below
Sorting:
- ☆17Aug 7, 2023Updated 2 years ago
- https://ve0x10.in/idf-notes-sra/☆13May 27, 2020Updated 5 years ago
- Student starter code for Fall 2019 labs☆13Nov 28, 2019Updated 6 years ago
- Ubuntu scripts that are used for setting up your machine for Sky130 designs.☆18Mar 18, 2021Updated 4 years ago
- AIA IP compliant with the RISC-V AIA spec☆46Jan 27, 2025Updated last year
- Implementation of a cache memory in verilog☆15Dec 5, 2017Updated 8 years ago
- KiCAD parser written in python☆17Nov 19, 2024Updated last year
- ☆19Jun 21, 2021Updated 4 years ago
- Synchronous FIFOs designed in Verilog/System Verilog.☆25Dec 21, 2025Updated 2 months ago
- ☆103Aug 29, 2025Updated 6 months ago
- Yocto project for Xuantie RISC-V CPU☆40Aug 8, 2025Updated 6 months ago
- Open Analog Design Environment☆25May 19, 2023Updated 2 years ago
- ☆27Feb 15, 2025Updated last year
- ☆30Aug 19, 2019Updated 6 years ago
- Hardware design files in Autodesk Eagle☆24May 21, 2021Updated 4 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆23Aug 12, 2022Updated 3 years ago
- Keras implementation of the multi-channel cascaded architecture introduced in the paper "Brain Tumor Segmentation with Deep Neural Networ…☆23Jan 22, 2018Updated 8 years ago
- ☆26Sep 3, 2020Updated 5 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 2 months ago
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆27Jun 7, 2021Updated 4 years ago
- A Python tool for parsing and exporting 'aws-nuke' output logs into structured JSON or CSV formats.☆10Jun 7, 2024Updated last year
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- RV-Link: In application debugger for RISC-V micro-controllers, RISC-V emulator, running on RISC-V development boards (e.g. Sipeed Longan …☆31Feb 10, 2021Updated 5 years ago
- A tool to generate FreeDSP Aurora plugins from SigmaStudio Exports, written in Perl.☆10Jul 28, 2020Updated 5 years ago
- VeeR EL2 Core☆318Feb 23, 2026Updated last week
- My blog and its static site generator☆10Oct 28, 2024Updated last year
- Simulation in Logisim-Evolution HC☆34Jun 30, 2021Updated 4 years ago
- TOPPERSユーザーズフォーラム：ユーザのためのQ&Aおよび情報交換の場☆12Jun 16, 2022Updated 3 years ago
- PSSGen: Portable Test and Stimulus Standard DSL Generator☆14Dec 29, 2025Updated 2 months ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- Global analysis platform for fluorescence data☆12Jan 6, 2026Updated last month
- ☆13Aug 17, 2021Updated 4 years ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆333Jan 23, 2022Updated 4 years ago
- Buildroot customized for Xuantie™ RISC-V CPU☆47Jan 17, 2022Updated 4 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Dec 4, 2020Updated 5 years ago
- F405 Pill for running VESC based motor control from a Black/Blue Pill footprint☆14Sep 8, 2023Updated 2 years ago
- 20% chorded keyboard☆10Mar 24, 2023Updated 2 years ago
- ☆40Jan 23, 2024Updated 2 years ago