amboar / checklistsLinks
☆13Updated 3 weeks ago
Alternatives and similar repositories for checklists
Users that are interested in checklists are comparing it to the libraries listed below
Sorting:
- Bulk scrape and download datasheets from various vendors (insult)☆14Updated 3 years ago
- An FPGA reverse engineering and documentation project☆47Updated this week
- ☆16Updated 3 years ago
- Industry standard I/O for Amaranth HDL☆28Updated 7 months ago
- converts catgirls to gds files☆15Updated 4 years ago
- Betrusted embedded controller (UP5K)☆45Updated last year
- Experiments with self-synchronizing LFSR scramblers☆15Updated 4 years ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆27Updated 2 weeks ago
- Playground for experimenting with and sharing short Amaranth programs on the web☆15Updated 3 weeks ago
- A modern hardware definition language and toolchain based on Python☆17Updated last month
- Hot Reconfiguration Technology demo☆40Updated 2 years ago
- Minimal CPU Emulator Powered by the ARM PL080 DMA Controller☆36Updated 10 months ago
- Unofficial Yosys WebAssembly packages☆71Updated last week
- RFCs for changes to the Amaranth language and standard components☆18Updated 3 weeks ago
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago
- ☆13Updated 8 months ago
- Sticky sticky PCI☆10Updated 6 years ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆11Updated last year
- ☆14Updated last year
- Open hardware 48x 1000baseT + 2x 25G SFP28 Ethernet switch☆23Updated this week
- Experiments with Yosys cxxrtl backend☆49Updated 4 months ago
- fun with GSM☆2Updated 4 years ago
- Awesome projects using the Amaranth HDL☆14Updated 4 months ago
- small experiment to learn some rust via a nRF24 Enhanced Shockburst receiver (2SPS IQ -> packets)☆12Updated 4 years ago
- Template repository for getting started with general Amaranth FPGA projects☆16Updated 11 months ago
- Symbolic execution of LLVM IR☆13Updated last year
- Migrated to Codeberg☆15Updated 3 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated this week
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- 妖刀夢渡☆59Updated 6 years ago