amboar / checklists
☆11Updated this week
Alternatives and similar repositories for checklists:
Users that are interested in checklists are comparing it to the libraries listed below
- Unofficial Yosys WebAssembly packages☆70Updated last week
- Experiments with self-synchronizing LFSR scramblers☆15Updated 4 years ago
- ☆16Updated 3 years ago
- Industry standard I/O for Amaranth HDL☆28Updated 5 months ago
- Hot Reconfiguration Technology demo☆39Updated 2 years ago
- Minimal CPU Emulator Powered by the ARM PL080 DMA Controller☆36Updated 8 months ago
- Bulk scrape and download datasheets from various vendors (insult)☆14Updated 3 years ago
- ☆14Updated last year
- Sled System Emulator☆28Updated last month
- converts catgirls to gds files☆15Updated 3 years ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆11Updated last year
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago
- OpenMPW5/Sky130 tapeout of Lanai-based Microcontroller☆15Updated 3 years ago
- small experiment to learn some rust via a nRF24 Enhanced Shockburst receiver (2SPS IQ -> packets)☆12Updated 4 years ago
- An FPGA reverse engineering and documentation project☆42Updated this week
- RFCs for changes to the Amaranth language and standard components☆18Updated 6 months ago
- HDL development environment on Nix.☆25Updated 5 months ago
- Sticky sticky PCI☆10Updated 6 years ago
- Symbolic execution of LLVM IR☆13Updated last year
- Awesome projects using the Amaranth HDL☆13Updated last month
- WebAssembly-based Yosys distribution for Amaranth HDL☆26Updated 2 weeks ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- Betrusted embedded controller (UP5K)☆45Updated last year
- A modern hardware definition language and toolchain based on Python☆16Updated last week
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆43Updated 2 years ago
- fun with GSM☆2Updated 4 years ago
- ☆13Updated 6 months ago
- Exploring gate level simulation☆56Updated 2 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Fiber-based SystemVerilog Simulator.☆25Updated 2 years ago