shirodkarpushkar / GATE-PREP-RESOURCESLinks
Find best material to prepare for Gate Electronics and Communication Engineering.
☆21Updated last year
Alternatives and similar repositories for GATE-PREP-RESOURCES
Users that are interested in GATE-PREP-RESOURCES are comparing it to the libraries listed below
Sorting:
- 30 Days of Verilog: Dive into digital circuits with a month of Verilog coding challenges. From logic gates to FSMs, sharpen your skills a…☆49Updated 2 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆119Updated 3 years ago
- Solution to COA LAB Assgn, IIT Kharagpur☆36Updated 6 years ago
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆45Updated 5 years ago
- Resumes of IITB students placed in 2020-21☆90Updated 3 years ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆273Updated 4 months ago
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Updated 3 years ago
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆58Updated 2 years ago
- opensource EDA tool flor VLSI design☆35Updated 2 years ago
- This repo provide an index of VLSI content creators and their materials☆158Updated last year
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆26Updated last year
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆25Updated last year
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆31Updated 10 months ago
- Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) …☆14Updated last month
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆400Updated 3 months ago
- ☆14Updated 7 years ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Updated 10 months ago
- ☆116Updated last year
- Starting my 100 days verilog RTL, and basic system verilog coding challenge from , 21 may 2024☆21Updated 6 months ago
- A roadmap for getting started with Machine Learning☆459Updated 2 months ago
- ☆22Updated 2 years ago
- AI Club IIT Madras Summer School 2023☆69Updated 2 years ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆29Updated 2 months ago
- ☆17Updated last year
- This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum☆53Updated 3 years ago
- # 3.Interview_Questions In my experience, the questions i faced in the interviews and the people surrounded me must have faced a couple o…☆23Updated 3 months ago
- 5 Day TCL begginer to advanced training workshop by VSD☆18Updated 2 years ago
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆15Updated last year
- ☆18Updated 4 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆159Updated last year