Find best material to prepare for Gate Electronics and Communication Engineering.
☆44Feb 20, 2024Updated 2 years ago
Alternatives and similar repositories for GATE-PREP-RESOURCES
Users that are interested in GATE-PREP-RESOURCES are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.☆26Sep 4, 2025Updated 8 months ago
- Academic project for the course of Digital Systems Design. The aim of the project was to design and implement an IIR audio filter on FPGA☆12Mar 29, 2018Updated 8 years ago
- Motion Estimation implementation by using Verilog HDL☆13Jun 17, 2024Updated last year
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆15Mar 17, 2019Updated 7 years ago
- C++ library for competitive programming☆22Jan 26, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Schematic, Layout Design & Simulation in 180nm Technology☆23Nov 21, 2020Updated 5 years ago
- Title : Communication Bridge between I2C and SPI Platform : RTL Coding (Verilog/System Verilog/VHDL) Duration : 1 Month Description : Bot…☆17Aug 21, 2018Updated 7 years ago
- Fundamental analog circuit designs to kick start and embark the journey in the world of IC design.☆33Aug 31, 2023Updated 2 years ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆27Jun 4, 2024Updated last year
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆44Mar 22, 2019Updated 7 years ago
- Generative Adversarial Networks Projects, published by Packt☆15Oct 5, 2019Updated 6 years ago
- Project Moab, a new open-source balancing robot to help engineers and developers learn how to build real-world autonomous control systems…☆36Jul 12, 2023Updated 2 years ago
- Collection of all B.Tech ECE Notes for the academic year 2020-24.☆45Dec 27, 2024Updated last year
- In this project, high dimensional noisy data collected from thousands of trucks during the course of 4 years was compressed using Artific…☆16Sep 29, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆41Oct 3, 2025Updated 7 months ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆38Apr 7, 2019Updated 7 years ago
- ☆53Feb 21, 2024Updated 2 years ago
- Verilog modules for beginners☆29May 27, 2022Updated 3 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆44Mar 2, 2022Updated 4 years ago
- My implementation of the RISC-V Single Cycle Processor, based on the Textbook - Digital Design and Computer Architecture: RISC-V Edition …☆43Jun 2, 2023Updated 2 years ago
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆40May 10, 2019Updated 7 years ago
- my machine learning note☆20Dec 18, 2020Updated 5 years ago
- Android app that automatically detects expenses based on Bank SMS Transactions☆14Jul 5, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆56Nov 16, 2023Updated 2 years ago
- Solve one design problem each day for a month☆51Feb 3, 2023Updated 3 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆49Dec 3, 2023Updated 2 years ago
- 30 Days of Verilog: Dive into digital circuits with a month of Verilog coding challenges. From logic gates to FSMs, sharpen your skills a…☆62Sep 30, 2023Updated 2 years ago
- Education kit for rapid embedded systems design on Arm Cortex-M platforms with lectures, labs, and Mbed-based prototyping (educational)☆117Oct 7, 2025Updated 7 months ago
- "Big data is at the foundation of all the megatrends that are happening." – Chris Lynch☆70Jan 9, 2021Updated 5 years ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆50Jan 23, 2021Updated 5 years ago
- ☆46Nov 18, 2025Updated 6 months ago
- A small collection of code snippets and notes explaining the foundations of the REINFORCE algorithm.☆36Feb 27, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A list of resources about Software Engineering Management☆42Apr 26, 2024Updated 2 years ago
- Implementing Different Adder Structures in Verilog☆75Sep 3, 2019Updated 6 years ago
- This is a tutorial on standard digital design flow☆85May 24, 2021Updated 5 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆88Jun 12, 2023Updated 2 years ago
- compro library☆113May 8, 2026Updated 2 weeks ago
- Inter Process Communication (IPC) between Python and Cadence Virtuoso☆83Dec 22, 2016Updated 9 years ago
- A simple 8-bit computer build in Verilog.☆93Jun 2, 2025Updated 11 months ago