A curated list of AI accelerator papers, resources, tools, and open-source projects.
☆147Jul 12, 2026Updated 3 weeks ago
Alternatives and similar repositories for awesome-ai-accelerators
Users that are interested in awesome-ai-accelerators are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository consists of all chipdev.io practice questions☆28Oct 11, 2023Updated 2 years ago
- SystemVerilog language-oriented exercises☆29Jun 30, 2026Updated last month
- SystemVerilog microarchitecture challenge for AI No.1☆17Aug 6, 2025Updated last year
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆16Jan 14, 2021Updated 5 years ago
- HWASim is a simulator for heterogeneous systems with CPUs and Hardware Accelerators (HWAs). It is released with the DASH memory scheduler…☆19Jan 11, 2016Updated 10 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- JanSevak is a AI powered HealthCare Management System. The system allows users to register as patients, book appointments, and predict di…☆16Jan 20, 2024Updated 2 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆13Aug 26, 2024Updated last year
- Dual-Core Out-of-Order MIPS CPU Design☆24May 8, 2025Updated last year
- A collection of commonly asked RTL design interview questions☆57May 2, 2017Updated 9 years ago
- a mini TPU with floating point arithmetic☆53Dec 22, 2025Updated 7 months ago
- NeuroSim (NS)-Cache is a framework developed for early exploration of cache memories in advanced technology nodes☆18May 31, 2026Updated 2 months ago
- ☆15Feb 2, 2026Updated 6 months ago
- A minimal neuromorphic chip design in SystemVerilog to learn how brain-inspired computing works from the ground up.☆29Mar 30, 2026Updated 4 months ago
- A custom AI chip to be taped out soon!☆49Dec 20, 2025Updated 7 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆33Jul 17, 2025Updated last year
- ☆36Apr 22, 2026Updated 3 months ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆34Nov 25, 2024Updated last year
- Slides of Dr Sparsh Mittal on "Computer Architecture for AI" (aka Hardware Architecture for Deep Learning) Course☆18Apr 20, 2026Updated 3 months ago
- Synchronous FIFOs designed in Verilog/System Verilog.☆25Dec 21, 2025Updated 7 months ago
- ☆22Sep 26, 2025Updated 10 months ago
- Bilingual FPGA-based SDR course for Zynq with labs, hardware workflow, MATLAB/Simulink and DSP implementation track☆74Updated this week
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- a curated "awesome list" of open-source hardware Intellectual Property (IP) blocks designed specifically for the SkyWater 130nm (SKY130) …☆27Apr 18, 2026Updated 3 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Production-ready, constant-time cryptographic keystream generators in pure Verilog. Fully hardened for ASIC/FPGA deployment, formally ver…☆53Jul 18, 2026Updated 2 weeks ago
- Public RTL Question Bank of MakerCode https://makercode.jixiao-ai.com/☆100Jul 19, 2026Updated 2 weeks ago
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆155Jul 17, 2022Updated 4 years ago
- SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.☆29Sep 4, 2025Updated 11 months ago
- K/DE Cyberpunk Neon Themes for KDE Plasma.☆10Jan 27, 2019Updated 7 years ago
- This repository contains all labs done as a part of the Embedded Logic and Design course.☆28Jun 10, 2018Updated 8 years ago
- General Purpose AXI Direct Memory Access☆78May 12, 2024Updated 2 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- ☆12Aug 26, 2016Updated 9 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year
- Projects with Software Defined Radio (SDR) for Computer Networks Class☆16Dec 1, 2020Updated 5 years ago
- ☆19Nov 1, 2025Updated 9 months ago
- Image Stiching for Panoramic Images☆10May 15, 2013Updated 13 years ago
- Getting started with RISC-V☆14Jun 4, 2023Updated 3 years ago
- ☆10Oct 8, 2021Updated 4 years ago
- Convert Verilog to a Hardcaml design☆22Jul 10, 2026Updated 3 weeks ago