A curated list of AI accelerator papers, resources, tools, and open-source projects.
☆162Jul 12, 2026Updated last month
Alternatives and similar repositories for awesome-ai-accelerators
Users that are interested in awesome-ai-accelerators are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository consists of all chipdev.io practice questions☆30Oct 11, 2023Updated 2 years ago
- SystemVerilog language-oriented exercises☆30Jun 30, 2026Updated 2 months ago
- SystemVerilog microarchitecture challenge for AI No.1☆17Aug 6, 2025Updated last year
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆16Jan 14, 2021Updated 5 years ago
- HWASim is a simulator for heterogeneous systems with CPUs and Hardware Accelerators (HWAs). It is released with the DASH memory scheduler…☆19Jan 11, 2016Updated 10 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- JanSevak is a AI powered HealthCare Management System. The system allows users to register as patients, book appointments, and predict di…☆16Jan 20, 2024Updated 2 years ago
- Dual-Core Out-of-Order MIPS CPU Design☆25May 8, 2025Updated last year
- A collection of commonly asked RTL design interview questions☆60May 2, 2017Updated 9 years ago
- a mini TPU with floating point arithmetic☆53Dec 22, 2025Updated 8 months ago
- NeuroSim (NS)-Cache is a framework developed for early exploration of cache memories in advanced technology nodes☆19May 31, 2026Updated 2 months ago
- ☆15Feb 2, 2026Updated 6 months ago
- A minimal neuromorphic chip design in SystemVerilog to learn how brain-inspired computing works from the ground up.☆29Mar 30, 2026Updated 5 months ago
- A custom AI chip to be taped out soon!☆50Dec 20, 2025Updated 8 months ago
- ☆36Apr 22, 2026Updated 4 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆34Nov 25, 2024Updated last year
- Slides of Dr Sparsh Mittal on "Computer Architecture for AI" (aka Hardware Architecture for Deep Learning) Course☆18Apr 20, 2026Updated 4 months ago
- Examples of the TCL Scripts for different purposes and for VLSI Physical Design are provided here for your reference☆38Dec 30, 2022Updated 3 years ago
- ☆22Sep 26, 2025Updated 11 months ago
- Bilingual FPGA-based SDR course for Zynq with labs, hardware workflow, MATLAB/Simulink and DSP implementation track☆74Updated this week
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- a curated "awesome list" of open-source hardware Intellectual Property (IP) blocks designed specifically for the SkyWater 130nm (SKY130) …☆28Apr 18, 2026Updated 4 months ago
- Production-ready, constant-time cryptographic keystream generators in pure Verilog. Fully hardened for ASIC/FPGA deployment, formally ver…☆53Jul 18, 2026Updated last month
- Public RTL Question Bank of MakerCode https://makercode.jixiao-ai.com/☆103Aug 11, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆157Jul 17, 2022Updated 4 years ago
- SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.☆29Sep 4, 2025Updated 11 months ago
- K/DE Cyberpunk Neon Themes for KDE Plasma.☆10Jan 27, 2019Updated 7 years ago
- This repository contains all labs done as a part of the Embedded Logic and Design course.☆28Jun 10, 2018Updated 8 years ago
- General Purpose AXI Direct Memory Access☆80May 12, 2024Updated 2 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- ☆12Aug 26, 2016Updated 10 years ago
- ☆16Updated this week
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆15Nov 30, 2023Updated 2 years ago
- Projects with Software Defined Radio (SDR) for Computer Networks Class☆16Dec 1, 2020Updated 5 years ago
- ☆19Nov 1, 2025Updated 9 months ago
- Image Stiching for Panoramic Images☆10May 15, 2013Updated 13 years ago
- Getting started with RISC-V☆14Jun 4, 2023Updated 3 years ago
- ☆10Oct 8, 2021Updated 4 years ago
- Convert Verilog to a Hardcaml design☆22Jul 10, 2026Updated last month