A curated list of AI accelerator papers, resources, tools, and open-source projects.
☆182Jul 12, 2026Updated 3 months ago
Alternatives and similar repositories for awesome-ai-accelerators
Users that are interested in awesome-ai-accelerators are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆25Aug 9, 2026Updated 2 months ago
- This repository consists of all chipdev.io practice questions☆35Oct 11, 2023Updated 3 years ago
- System Verilog BootCamp☆69Jan 21, 2022Updated 4 years ago
- Public RTL Question Bank of MakerCode https://makercode.jixiao-ai.com/☆109Oct 9, 2026Updated 3 weeks ago
- ARCH hardware description language and compiler☆79Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- The shortest path from PyTorch to custom ASICs.☆134Updated this week
- ☆14Aug 8, 2026Updated 2 months ago
- SystemVerilog language-oriented exercises☆34Jun 30, 2026Updated 4 months ago
- ☆14Feb 1, 2025Updated last year
- MCP server for AI agents to explore SystemVerilog, Verilog and VHDL (beta) designs: trace connectivity, walk hierarchy, jump to source - …☆22Updated this week
- This repo is tutorial on how to contribute to Vyommedha SoC☆12Sep 18, 2025Updated last year
- FPGA lab source archive · Verilog + Vivado · Arty S7-25 (Spartan-7)☆21Oct 16, 2026Updated 3 weeks ago
- a mini TPU with floating point arithmetic☆53Dec 22, 2025Updated 10 months ago
- Model Context Protocol (MCP) server for OpenROAD☆32Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆28Aug 12, 2026Updated 2 months ago
- A design for TinyTapeout☆18Sep 23, 2022Updated 4 years ago
- SystemVerilog microarchitecture challenge for AI No.1☆17Aug 6, 2025Updated last year
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆127Updated this week
- ☆13Jun 10, 2026Updated 4 months ago
- cryptographic keystream generators in pure Verilog.☆53Oct 31, 2026Updated last week
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆34Nov 25, 2024Updated last year
- Hardware Formal Verification☆18Aug 10, 2020Updated 6 years ago
- a curated "awesome list" of open-source hardware Intellectual Property (IP) blocks designed specifically for the SkyWater 130nm (SKY130) …☆31Apr 18, 2026Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- NEORV32 RISC-V SoC running Zephyr RTOS on FPGA bare metal - with an extensible accelerator pipeline architecture, including an DMA-enable…☆18Aug 16, 2026Updated 2 months ago
- HWASim is a simulator for heterogeneous systems with CPUs and Hardware Accelerators (HWAs). It is released with the DASH memory scheduler…☆19Jan 11, 2016Updated 10 years ago
- 1G ‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 8 months ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆16Jan 14, 2021Updated 5 years ago
- Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) …☆12Sep 18, 2025Updated last year
- A PCIe RTL implementation☆27Aug 16, 2026Updated 2 months ago
- An analog circuit topology benchmark for LLMs☆17Jun 23, 2026Updated 4 months ago
- Free, open-source EDA platform for VHDL and Verilog. HDL editor, circuit canvas, RTL viewer, waveform viewer, and FPGA toolchain in one…☆178Aug 20, 2026Updated 2 months ago
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆24Aug 10, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Computer architecture resources, including simulators, benchmarks, tools, and tutorials for researchers, graduate students, and hardware …☆17Oct 27, 2026Updated last week
- ☆44Jun 24, 2026Updated 4 months ago
- ☆15Feb 2, 2026Updated 9 months ago
- wzv — record now, get waveforms later☆25Aug 29, 2026Updated 2 months ago
- ☆22Aug 4, 2022Updated 4 years ago
- ☆338Aug 5, 2026Updated 3 months ago
- AI-native IC design plugin with MCP-EDA — from natural-language intent to verified silicon.☆32Updated this week