Alternatives and similar repositories for 8085-Processor

Users that are interested in 8085-Processor are comparing it to the libraries listed below

• supratimdas / NoobsCpu-8bit
  A simple 8bit CPU.
  ☆26Updated 8 months ago
• SimpleCPU / SimpleCPU
  An open source CPU design and verification platform for academia
  ☆109Updated 4 years ago
• lightcode / 8bit-computer
  A simple 8-bit computer build in Verilog.
  ☆65Updated 2 months ago
• chsasank / ARM7
  Implemetation of pipelined ARM7TDMI processor in Verilog
  ☆90Updated 7 years ago
• spider-tronix / VLSI
  RISC V core implementation using Verilog.
  ☆26Updated 4 years ago
• stevehoover / RISC-V_MYTH_Workshop
  Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop
  ☆92Updated 5 months ago
• regymm / quasiSoC
  Linux capable RISC-V SoC designed to be readable and useful.
  ☆151Updated 2 months ago
• ejrh / cpu
  A very primitive but hopefully self-educational CPU in Verilog
  ☆145Updated 10 years ago
• lajanugen / 8051
  FPGA implementation of the 8051 Microcontroller (Verilog)
  ☆49Updated 10 years ago
• FelipeFFerreira / ITA-CORES
  RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32
  ☆47Updated last year
• risclite / R8051
  8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.
  ☆187Updated 5 years ago
• edaplayground / eda-playground
  EDA Playground -- The FREE IDE for SystemVerilog, Verilog, and VHDL
  ☆64Updated last month
• ultraembedded / core_uriscv
  Another tiny RISC-V implementation
  ☆57Updated 4 years ago
• freecores / 8051
  8051 core
  ☆106Updated 11 years ago
• ataradov / riscv
  Verilog implementation of a RISC-V core
  ☆123Updated 6 years ago
• shivanishah269 / risc-v-core
  This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…
  ☆78Updated last year
• HDLForBeginners / Examples
  ☆98Updated last year
• IBM / hdl-tools
  Facilitates building open source tools for working with hardware description languages (HDLs)
  ☆64Updated 5 years ago
• os-fpga / Virtual-FPGA-Lab
  This repository contains the codebase for Virtual FPGA Lab in Makerchip contributing as a participant in Google Summer of Code 2021, unde…
  ☆210Updated 2 months ago
• freecores / sparc64soc
  OpenSPARC-based SoC
  ☆68Updated 11 years ago
• ben-marshall / uart
  A simple implementation of a UART modem in Verilog.
  ☆148Updated 3 years ago
• twilco / riscv-from-scratch
  The code for the RISC-V from scratch blog post series.
  ☆93Updated 4 years ago
• jbush001 / PASC
  Parallel Array of Simple Cores. Multicore processor.
  ☆99Updated 6 years ago
• georgeyhere / Toast-RV32i
  Pipelined RISC-V RV32I Core in Verilog
  ☆38Updated 2 years ago
• stnolting / neorv32-verilog
  ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
  ☆93Updated this week
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆118Updated last month
• freecores / jtag
  JTAG Test Access Port (TAP)
  ☆34Updated 11 years ago
• IObundle / iob-soc
  RISC-V System on Chip Template
  ☆159Updated last week
• hamsternz / Rudi-RV32I
  A rudimental RISCV CPU supporting RV32I instructions, in VHDL
  ☆121Updated 4 years ago
• merledu / nucleusrv
  NucleusRV (rv32-imf) - A 32-bit 5 staged pipelined risc-v core.
  ☆73Updated last week