Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces
☆35Nov 29, 2024Updated last year
Alternatives and similar repositories for MesaBusProtocol
Users that are interested in MesaBusProtocol are comparing it to the libraries listed below
Sorting:
- open-source logic analyzer for FPGAs☆101Sep 5, 2018Updated 7 years ago
- Open source Logic Analyzer based on LiteX SoC☆27Apr 12, 2025Updated 10 months ago
- MBLANC: mini Board Lab and Companion☆11Jan 5, 2023Updated 3 years ago
- Triple Modular Redundancy☆30Sep 4, 2019Updated 6 years ago
- Sandbox for working on HFI sensorless motor control within the SimpleFOC Library☆13May 28, 2024Updated last year
- There are many RISC V projects on iCE40. This one is mine.☆14Jun 25, 2020Updated 5 years ago
- LiteX-based gateware for LimeSDR boards.☆19Feb 26, 2026Updated last week
- High-througput logic analyzer for FPGA☆16Oct 8, 2020Updated 5 years ago
- Master-thesis-final☆19Oct 9, 2023Updated 2 years ago
- ☆16Jan 23, 2025Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Oct 24, 2023Updated 2 years ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 4 years ago
- USB 2.0 Device IP Core☆74Oct 1, 2017Updated 8 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Feb 25, 2026Updated last week
- A PID Control Simulator build with Qt.☆22Mar 27, 2018Updated 7 years ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- Simple fixed-cycle SDRAM Controller☆28Dec 14, 2019Updated 6 years ago
- Some materials and sample source for RV32 OS projects.☆22May 31, 2022Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Aug 10, 2018Updated 7 years ago
- OpenMV Cam ROS package☆26Jun 10, 2022Updated 3 years ago
- DVI to LVDS Verilog converter☆25Sep 3, 2016Updated 9 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆29Aug 16, 2021Updated 4 years ago
- ☆63Jul 21, 2020Updated 5 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102May 16, 2023Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆36Feb 23, 2025Updated last year
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- A version of the Lisp programming language for STM32-based boards☆27Dec 4, 2020Updated 5 years ago
- ☆22Mar 5, 2022Updated 4 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆103Feb 17, 2023Updated 3 years ago
- Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms☆59Jun 10, 2025Updated 8 months ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆27Jul 11, 2024Updated last year
- Drop In USB CDC ACM core for iCE40 FPGA☆34Sep 5, 2021Updated 4 years ago
- Open source RTL simulation acceleration on commodity hardware☆34Apr 13, 2023Updated 2 years ago
- A tiny example of PCM to PDM pipeline on FPGA☆22Feb 16, 2022Updated 4 years ago
- Schematic symbol libraries for FPGAs & microcontrollers.☆110Sep 17, 2021Updated 4 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆31Dec 31, 2022Updated 3 years ago
- MIL-STD-1553 <-> SPI bridge☆31Sep 4, 2018Updated 7 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model, in C, co-simulating with Verilog, SystemVerilog and VHDL, with Endpoint capabilities☆139Updated this week
- KiCad bus length matching script.☆30Jun 16, 2024Updated last year