blackmesalabs / MesaBusProtocolLinks
Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces
☆35Updated 8 months ago
Alternatives and similar repositories for MesaBusProtocol
Users that are interested in MesaBusProtocol are comparing it to the libraries listed below
Sorting:
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated 3 weeks ago
- USB 1.1 Device IP Core☆21Updated 7 years ago
- ☆20Updated 3 years ago
- USB Full Speed PHY☆45Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆19Updated last month
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Altium PCB project for the Titan PCI Express development card. This card uses the Lattice ECP5 FPGA.☆19Updated 10 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆97Updated 5 years ago
- Wishbone controlled I2C controllers☆52Updated 9 months ago
- artix-7 PCIe dev board☆31Updated 7 years ago
- Generic Logic Interfacing Project☆46Updated 5 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated 2 years ago
- mirror of https://git.elphel.com/Elphel/x393☆39Updated 2 years ago
- LatticeMico32 soft processor☆106Updated 10 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- ☆45Updated 2 years ago
- ULPI Link Wrapper (USB Phy Interface)☆29Updated 5 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago
- Small footprint and configurable JESD204B core☆45Updated 3 months ago
- ☆18Updated 4 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Updated 9 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago