blackmesalabs / MesaBusProtocolLinks
Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces
☆35Updated last year
Alternatives and similar repositories for MesaBusProtocol
Users that are interested in MesaBusProtocol are comparing it to the libraries listed below
Sorting:
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 7 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated last month
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 2 weeks ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- FPGA board-level debugging and reverse-engineering tool☆39Updated 2 years ago
- USB 1.1 Device IP Core☆21Updated 8 years ago
- USB Full Speed PHY☆48Updated 5 years ago
- Wishbone controlled I2C controllers☆57Updated last year
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- ☆20Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- ☆45Updated 3 years ago
- Wishbone interconnect utilities☆44Updated last month
- artix-7 PCIe dev board☆31Updated 8 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆83Updated 5 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- ☆16Updated 4 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆39Updated 7 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Updated 6 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Updated 6 years ago
- Reusable Verilog 2005 components for FPGA designs☆49Updated last month
- Nitro USB FPGA core☆86Updated last year
- LatticeMico32 soft processor☆107Updated 11 years ago
- Altium PCB project for the Titan PCI Express development card. This card uses the Lattice ECP5 FPGA.☆20Updated 10 years ago
- Sending UDP packets out over a Gigabit PHY with an FPGA.☆44Updated 9 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Updated last year
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated 2 months ago
- Generic Logic Interfacing Project☆48Updated 5 years ago