Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces
☆36Nov 29, 2024Updated last year
Alternatives and similar repositories for MesaBusProtocol
Users that are interested in MesaBusProtocol are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Streaming FPGA/ASIC code generator for Google Protocol Buffers.☆19Jan 29, 2021Updated 5 years ago
- open-source logic analyzer for FPGAs☆101Sep 5, 2018Updated 7 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆33Oct 15, 2024Updated last year
- Master-thesis-final☆19Oct 9, 2023Updated 2 years ago
- IPC Logger for the Switch☆15Aug 7, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Triple Modular Redundancy☆31Sep 4, 2019Updated 6 years ago
- Open source Logic Analyzer based on LiteX SoC☆27Apr 12, 2025Updated last year
- NVMe-oF for Windows.☆15Feb 4, 2023Updated 3 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Apr 26, 2026Updated last month
- MBLANC: mini Board Lab and Companion☆11Jan 5, 2023Updated 3 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆28Jul 11, 2024Updated last year
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- Public repository of the data, scripts and methodology presented in the paper "Towards On-Board SAR Processing with FPGA Accelerators and…☆13Apr 12, 2023Updated 3 years ago
- High-througput logic analyzer for FPGA☆17Oct 8, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32May 15, 2023Updated 3 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 10 months ago
- Open source RTL simulation acceleration on commodity hardware☆35Apr 13, 2023Updated 3 years ago
- Sandbox for working on HFI sensorless motor control within the SimpleFOC Library☆13May 28, 2024Updated 2 years ago
- Some materials and sample source for RV32 OS projects.☆22May 31, 2022Updated 4 years ago
- Support of Nvidia Falcon processors for Ghidra☆75Sep 7, 2024Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 2 years ago
- SpaceWire☆14Jul 17, 2014Updated 11 years ago
- There are many RISC V projects on iCE40. This one is mine.☆16Jun 25, 2020Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- MIL-STD-1553 <-> SPI bridge☆31Sep 4, 2018Updated 7 years ago
- ☆64Jul 21, 2020Updated 5 years ago
- Gemini PDA Linux kernel v3.18 (for Debian/SailfishOS) - branch 'native' is built for debian package☆12Nov 24, 2023Updated 2 years ago
- ☆15Jul 28, 2022Updated 3 years ago
- Add ipython magic to call python trepan☆14Aug 23, 2020Updated 5 years ago
- Automatically exported from code.google.com/p/gnsssdr☆17Mar 13, 2015Updated 11 years ago
- ☆12Jun 4, 2021Updated 5 years ago
- ☆16Jan 23, 2025Updated last year
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆59Mar 13, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Decision Trees Inference☆15Apr 25, 2018Updated 8 years ago
- ☆10Oct 23, 2016Updated 9 years ago
- ☆22Mar 5, 2022Updated 4 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆37Feb 23, 2025Updated last year
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102May 16, 2023Updated 3 years ago
- Experimental breakout board for a signle 200-ball WFBGA LPDDR4 chip in SO-DIMM DDR4 form factor.☆22Dec 11, 2025Updated 6 months ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆30Aug 16, 2021Updated 4 years ago