riscv-non-isa / server-soc
The repo holds the draft non-ISA Server SoC specification being developed by the Server SoC specification TG and to release intermediate releases of the specification on milestones. Further downstream this repo will be used to release specifications for public review.
☆23Updated this week
Alternatives and similar repositories for server-soc:
Users that are interested in server-soc are comparing it to the libraries listed below
- RISC-V IOMMU Specification☆103Updated this week
- ☆151Updated 11 months ago
- ☆84Updated 2 years ago
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆23Updated this week
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆147Updated 2 years ago
- RISC-V Architecture Profiles☆133Updated last week
- RISC-V Specific Device Tree Documentation☆42Updated 7 months ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆84Updated this week
- RISC-V architecture concurrency model litmus tests☆74Updated last year
- ☆33Updated 7 months ago
- ☆86Updated 3 months ago
- RISC-V Configuration Structure☆37Updated 3 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆166Updated 6 months ago
- ☆45Updated last month
- The multi-core cluster of a PULP system.☆70Updated this week
- RISC-V Packed SIMD Extension☆141Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆90Updated this week
- PLIC Specification☆139Updated last year
- RISC-V Processor Trace Specification☆170Updated this week
- ☆61Updated 4 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆154Updated 4 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆64Updated 7 months ago
- This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…☆62Updated this week
- ☆71Updated 4 months ago
- ☆28Updated this week
- RISC-V Profiles and Platform Specification☆113Updated last year
- RISC-V Torture Test☆179Updated 7 months ago
- ☆42Updated 3 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆221Updated 3 months ago
- Open-source high-performance non-blocking cache☆75Updated this week