riscv-non-isa / server-socLinks
The repo holds the draft non-ISA Server SoC specification being developed by the Server SoC specification TG and to release intermediate releases of the specification on milestones. Further downstream this repo will be used to release specifications for public review.
☆24Updated last month
Alternatives and similar repositories for server-soc
Users that are interested in server-soc are comparing it to the libraries listed below
Sorting:
- RISC-V IOMMU Specification☆128Updated this week
- ☆93Updated last week
- ☆90Updated last week
- RISC-V Architecture Profiles☆165Updated 6 months ago
- PLIC Specification☆145Updated last week
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 9 months ago
- RISC-V Processor Trace Specification☆192Updated 3 weeks ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆176Updated last week
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆156Updated 3 years ago
- ☆147Updated last year
- Ariane is a 6-stage RISC-V CPU☆143Updated 5 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- RISC-V Torture Test☆197Updated last year
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆218Updated 3 months ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆276Updated last week
- ☆186Updated last year
- RISC-V Packed SIMD Extension☆150Updated last year
- ☆88Updated 5 months ago
- Instruction Set Generator initially contributed by Futurewei☆293Updated last year
- AIA IP compliant with the RISC-V AIA spec☆44Updated 7 months ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆101Updated last month
- PCIe Device Emulation in QEMU☆71Updated 2 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆73Updated 2 months ago
- ☆42Updated 3 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆114Updated last week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆27Updated 4 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆278Updated 2 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated 2 months ago
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆153Updated 3 weeks ago