riscv-non-isa / server-socLinks
The repo holds the draft non-ISA Server SoC specification being developed by the Server SoC specification TG and to release intermediate releases of the specification on milestones. Further downstream this repo will be used to release specifications for public review.
☆24Updated 3 weeks ago
Alternatives and similar repositories for server-soc
Users that are interested in server-soc are comparing it to the libraries listed below
Sorting:
- RISC-V IOMMU Specification☆118Updated 3 weeks ago
- ☆89Updated 2 months ago
- ☆86Updated 3 years ago
- AIA IP compliant with the RISC-V AIA spec☆41Updated 4 months ago
- RISC-V architecture concurrency model litmus tests☆78Updated last week
- A bare-metal application to test specific features of the risc-v hypervisor extension☆40Updated last year
- RISC-V Architecture Profiles☆150Updated 3 months ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆94Updated 2 months ago
- ☆47Updated 3 weeks ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆152Updated 3 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆108Updated last week
- ☆150Updated last year
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 10 months ago
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆29Updated 3 weeks ago
- OmniXtend cache coherence protocol☆82Updated 4 years ago
- RISC-V Specific Device Tree Documentation☆42Updated 10 months ago
- PLIC Specification☆140Updated 2 years ago
- ☆35Updated 10 months ago
- A libgloss replacement for RISC-V that supports HTIF☆37Updated last year
- ☆80Updated 2 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆31Updated last year
- The multi-core cluster of a PULP system.☆97Updated this week
- RISC-V Configuration Structure☆38Updated 7 months ago
- ☆175Updated last year
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- Open-source non-blocking L2 cache☆43Updated this week
- RiscyOO: RISC-V Out-of-Order Processor☆156Updated 4 years ago
- ☆42Updated 3 years ago
- ☆30Updated 3 weeks ago
- CVA6 SDK containing RISC-V tools and Buildroot☆66Updated 11 months ago