Alternatives and similar repositories for server-soc

Users that are interested in server-soc are comparing it to the libraries listed below

• riscv / riscv-aia
  ☆96Updated last month
• riscvarchive / riscv-code-size-reduction
  ☆147Updated last year
• riscv / riscv-profiles
  RISC-V Architecture Profiles
  ☆166Updated last month
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆159Updated 3 years ago
• riscvarchive / riscv-CMOs
  ☆89Updated last month
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆132Updated last week
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆278Updated last week
• riscv-non-isa / riscv-trace-spec
  RISC-V Processor Trace Specification
  ☆194Updated last week
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆232Updated 10 months ago
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆152Updated last year
• riscv / riscv-crypto
  RISC-V cryptography extensions standardisation work.
  ☆395Updated last year
• riscv / riscv-plic-spec
  PLIC Specification
  ☆148Updated last month
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆152Updated last week
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆81Updated last week
• riscvarchive / riscv-platform-specs
  RISC-V Profiles and Platform Specification
  ☆114Updated 2 years ago
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆201Updated last year
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆295Updated last year
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆489Updated last week
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆180Updated last week
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆214Updated last year
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆227Updated last year
• openhwgroup / programs
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆219Updated 4 months ago
• riscv-ovpsim / imperas-riscv-tests
  ☆189Updated last year
• riscvarchive / risc-v-getting-started-guide
  The official RISC-V getting started guide
  ☆202Updated last year
• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆177Updated 5 months ago
• riscv-admin / riscv-ovpsim
  ☆61Updated 4 years ago
• sifiveinc / wake
  The SiFive wake build tool
  ☆91Updated 3 weeks ago
• luizinhosuraty / pciemu
  PCIe Device Emulation in QEMU
  ☆81Updated 2 years ago
• csail-csg / riscy-OOO
  RiscyOO: RISC-V Out-of-Order Processor
  ☆163Updated 5 years ago
• bespoke-silicon-group / bsg_manycore
  Tile based architecture designed for computing efficiency, scalability and generality
  ☆268Updated 2 weeks ago