gpgpu-sim / pytorch-gpgpu-sim

Related projects: ⓘ

• gpgpu-sim / cutlass-gpgpu-sim
  ☆22Updated 4 years ago
• shidong-ai / DNNMark
  Benchmarks of Deep Neural Networks
  ☆35Updated 3 years ago
• CMU-SAFARI / GPGPUSim-Ramulator
  The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…
  ☆45Updated 4 years ago
• CMU-SAFARI / Mosaic
  Source code of the simulator used in the Mosaic paper from MICRO 2017: "Mosaic: A GPU Memory Manager with Application-Transparent Support…
  ☆40Updated 6 years ago
• TeCSAR-UNCC / gem5-SALAM
  ☆83Updated 7 months ago
• CMU-SAFARI / DAMOV
  DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…
  ☆75Updated last year
• adwaitjog / mafia
  MAFIA: Multiple Application Framework for GPU architectures
  ☆24Updated 2 years ago
• PrincetonUniversity / accelerator-wall
  Repository for the tools and non-commercial data used for the "Accelerator wall" paper.
  ☆47Updated 5 years ago
• gpgpu-sim / gpgpu-sim_simulations
  A repository that compliments gpgpu-sim, providing automated regression scripts, simulation launching utilities and the code + arguments …
  ☆62Updated 4 years ago
• gopala-kr / DL-on-Silicon
  research, experimentation and implementation of hardware-agnostic accelerated DL framework
  ☆33Updated 2 weeks ago
• parsa-epfl / HBFPEmulator
  ColTraIn HBFP Training Emulator
  ☆16Updated last year
• xuanyoya / Interstellar-CNN-scheduler
  Tool for optimize CNN blocking
  ☆93Updated 4 years ago
• UCLA-VAST / soda-compiler
  Stencil with Optimized Dataflow Architecture Compiler
  ☆16Updated 4 years ago
• BradMcDanel / column-combine
  ☆26Updated 4 years ago
• maeri-project / MAERI_bsv
  MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)
  ☆56Updated 2 years ago
• accel-sim / gpu-app-collection
  A repository where GPU applications are aggregated using a common build flow that supports multiple CUDA versions.
  ☆42Updated 2 weeks ago
• miglopst / PIM_NDP_papers
  ☆60Updated 3 years ago
• ucb-bar / cosa
  A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)
  ☆73Updated last year
• maestro-project / confuciux
  ☆30Updated 3 years ago
• jinhachung / tptpu-sim
  A Toy-Purpose TPU Simulator
  ☆10Updated 3 months ago
• pku-liang / HASCO
  agile hardware-software co-design
  ☆42Updated 2 years ago
• HPCRL / ASPLOS_artifact
  ☆14Updated 2 years ago
• kartik-hegde / mindmappings
  A reference implementation of the Mind Mappings Framework.
  ☆26Updated 2 years ago
• DebashisGanguly / gpgpu-sim_UVMSmart
  ☆65Updated 3 years ago
• escalab / GPTPU
  GPTPU for SC 2021
  ☆46Updated last year
• harvard-acc / ALADDIN
  A pre-RTL, power-performance model for fixed-function accelerators
  ☆163Updated 8 months ago
• he-actlab / polymath
  ☆17Updated last year
• union-codesign / union
  ☆15Updated 2 years ago
• he-actlab / planaria.code
  ☆25Updated 2 years ago
• breagen / MachSuite
  Benchmarks for Accelerator Design and Customized Architectures
  ☆113Updated 4 years ago