Alternatives and similar repositories for riscv-isa-manual-cn

Users that are interested in riscv-isa-manual-cn are comparing it to the libraries listed below

• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆159Updated 6 months ago
• DawnCarol / DawnCarol
  ☆196Updated 3 months ago
• OSCPU / ysyxSoC
  ☆86Updated 2 months ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆172Updated 9 months ago
• lizhirui / DreamCore
  ☆64Updated 2 years ago
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated last year
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆51Updated 2 years ago
• zhhangBian / BOOM_chip
  乱序双发处理器，在2024年计算机系统能力大赛CPU赛道（龙芯杯）获二等奖，全国第四
  ☆15Updated 11 months ago
• kazutoiris / MIT6.175
  MIT6.175 & MIT6.375 Study Notes
  ☆41Updated 2 years ago
• OSCPU / yosys-sta
  ☆73Updated 2 months ago
• OSCPU / ysyx-workbench
  ☆151Updated last week
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆131Updated last year
• MrAMS / verilogModuleAddPrefix
  verilog module add prefix script 可用于ysyx项目添加学号
  ☆13Updated last year
• gzzyyxh / Quafu
  A small SoC with a pipeline 32-bit RISC-V CPU.
  ☆65Updated 3 years ago
• USTC-System-Courses / CECS-Lab
  ☆38Updated last year
• ysyx-ta / ysyx-summer-readings
  ☆66Updated 11 months ago
• ISRC-CAS / riscv-isa-manual-cn
  ☆176Updated last year
• github-3rr0r / RV32ISC
  A RISC-V RV32I ISA Single Cycle CPU
  ☆24Updated last month
• iFuProcessor / iFuCore
  ☆19Updated 11 months ago
• zencove-thu / zencove-zoom
  Highly configurable out-of-order MIPS32 processor, capable of booting Linux.
  ☆39Updated 2 years ago
• OSCPU / chisel-playground
  ☆67Updated 5 months ago
• gmlayer0 / wired
  Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.
  ☆26Updated 11 months ago
• Yawei-Ding / ysyx_riscv64_cpu
  ☆68Updated 2 years ago
• OSCPU / NutShell-doc
  ☆122Updated 3 years ago
• NOP-Processor / NOP-Core
  High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)
  ☆81Updated last year
• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆286Updated last week
• MaZirui2001 / Zircon
  ☆27Updated 5 months ago
• HIT-MaRiver-mips / cpucore-mariver
  ☆35Updated last year
• gtxzsxxk / temu
  可移植的 RISC-V 解释执行模拟器。模拟了常见的SoC外设，支持运行主线Linux。A portable RISC-V emulator working in instruction-interpreting way. Common SoC peripherals ar…
  ☆91Updated 9 months ago
• shawn110285 / Cookabarra
  a training-target implementation of rv32im, designed to be simple and easy to understand
  ☆60Updated 3 years ago