Alternatives and similar repositories for riscv-isa-manual-cn:

Users that are interested in riscv-isa-manual-cn are comparing it to the libraries listed below

• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆149Updated last month
• OSCPU / ysyxSoC
  ☆79Updated last week
• MrAMS / verilogModuleAddPrefix
  verilog module add prefix script 可用于ysyx项目添加学号
  ☆13Updated 11 months ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆139Updated 4 months ago
• OSCPU / yosys-sta
  ☆53Updated last month
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated 8 months ago
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆49Updated 2 years ago
• xiaowuzxc / SparrowRV
  An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.
  ☆57Updated 2 years ago
• ftppz / ShanghaiTech-YSYX
  Unofficial guide for ysyx students applying to ShanghaiTech University
  ☆21Updated this week
• FurryAcetylCoA / gtkwave-filter-process-RISC
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆28Updated 10 months ago
• DawnCarol / DawnCarol
  ☆124Updated last week
• ysyx-ta / ysyx-summer-readings
  ☆61Updated 6 months ago
• LoveLonelyTime / LLTRISC-V
  LoveLonelyTime's RISC-V core basic version, RV32I, five pipeline stages.
  ☆17Updated 10 months ago
• zencove-thu / zencove-zoom
  Highly configurable out-of-order MIPS32 processor, capable of booting Linux.
  ☆38Updated last year
• OSCPU / chisel-playground
  ☆59Updated 2 weeks ago
• OSCPU / ysyx-exam
  ☆20Updated last year
• CherrySprings / CherrySprings
  ☆17Updated last year
• devindang / openip-hdl
  Open IP in Hardware Description Language.
  ☆18Updated last year
• cyyself / soc-simulator
  A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
  ☆46Updated 3 months ago
• USTC-System-Courses / CECS-Lab
  ☆31Updated last year
• rv2036 / rv2036-website
  Official website for Jiachen Project (甲辰计划).
  ☆54Updated 2 months ago
• lizhirui / DreamCore
  ☆63Updated 2 years ago
• microdynamics-cpu / tree-core-cpu
  A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …
  ☆37Updated last year
• ISRC-CAS / riscv-isa-manual-cn
  ☆133Updated last year
• redlightASl / Notes
  ☆68Updated last month
• f0rm2l1n / riscv-simulator-guide
  RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册
  ☆52Updated 4 years ago
• HIT-MaRiver-mips / cpucore-mariver
  ☆32Updated last year
• XS-MLVP / picker
  Pick your favorite language to verify your chip.
  ☆37Updated this week
• shawn110285 / Cookabarra
  a training-target implementation of rv32im, designed to be simple and easy to understand
  ☆56Updated 3 years ago
• fluctlight001 / Nova132
  A classic five stage pipelined processor
  ☆13Updated 11 months ago