Alternatives and similar repositories for riscv-isa-manual-cn:

Users that are interested in riscv-isa-manual-cn are comparing it to the libraries listed below

• OSCPU / ysyxSoC
  ☆78Updated 3 weeks ago
• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆148Updated this week
• FurryAcetylCoA / gtkwave-filter-process-RISC
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆27Updated 9 months ago
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated 7 months ago
• lizhirui / DreamCore
  ☆63Updated 2 years ago
• OSCPU / ysyx-exam
  ☆20Updated last year
• OSCPU / yosys-sta
  ☆49Updated 3 weeks ago
• cyyself / soc-simulator
  A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
  ☆46Updated 2 months ago
• MrAMS / verilogModuleAddPrefix
  verilog module add prefix script 可用于ysyx项目添加学号
  ☆13Updated 10 months ago
• DawnCarol / DawnCarol
  ☆69Updated last week
• OSCPU / chisel-playground
  ☆57Updated last month
• ysyx-ta / ysyx-summer-readings
  ☆61Updated 5 months ago
• Yawei-Ding / ysyx_riscv64_cpu
  ☆54Updated last year
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆133Updated 3 months ago
• github-3rr0r / RV32ISC
  A RISC-V RV32I ISA Single Cycle CPU
  ☆21Updated last year
• gzzyyxh / Quafu
  A small SoC with a pipeline 32-bit RISC-V CPU.
  ☆62Updated 2 years ago
• OSCPU / ysyx-workbench
  ☆125Updated 4 months ago
• xiaowuzxc / SparrowRV
  An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.
  ☆57Updated 2 years ago
• Groupsun / riscv-mini-five-stage
  This is my graduation project, a simple processor soft core, which implements RV32I ISA.
  ☆14Updated 5 years ago
• XS-MLVP / picker
  Pick your favorite language to verify your chip.
  ☆35Updated this week
• iFuProcessor / iFuCore
  ☆15Updated 5 months ago
• lizhirui / AXI-SDCard-High-Speed-Controller
  A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)
  ☆112Updated 2 years ago
• OpenXiangShan / XS-Verilog-Library
  ☆39Updated 2 years ago
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆47Updated 2 years ago
• arch-simulator-sig / chisel-env
  Basic chisel difftest environment for RTL design (WIP
  ☆14Updated 5 months ago
• HIT-MaRiver-mips / cpucore-mariver
  ☆32Updated last year
• myyerrol / ysyx-cpu-core
  The personal processor core of One Student One Chip project. It is a single-issue, five-stage pipelined sequential processor core based …
  ☆23Updated 3 months ago
• thuCGRA / SpinalHDL_Chinese_Doc
  Translated SpinalHDL-Doc(v1.7.2) into Chinese
  ☆48Updated last year
• peilin-chen / Zhulong-RISCV-CPU
  CPU Design Based on RISCV ISA
  ☆83Updated 7 months ago