Alternatives and similar repositories for riscv-isa-manual-cn:

Users that are interested in riscv-isa-manual-cn are comparing it to the libraries listed below

• OSCPU / ysyxSoC
  ☆82Updated last month
• OSCPU / yosys-sta
  ☆62Updated 3 months ago
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆49Updated 2 years ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆150Updated 5 months ago
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated 10 months ago
• HIT-MaRiver-mips / cpucore-mariver
  ☆34Updated last year
• FurryAcetylCoA / gtkwave-filter-process-RISC
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆30Updated 11 months ago
• lizhirui / DreamCore
  ☆64Updated 2 years ago
• cyyself / soc-simulator
  A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
  ☆48Updated 5 months ago
• zencove-thu / zencove-zoom
  Highly configurable out-of-order MIPS32 processor, capable of booting Linux.
  ☆38Updated last year
• wataru030-XIAOHEI / My-RISCV64-CORE-writing
  一生一芯 ， ysyx ， npc . the repo of the YSYX project . a riscv-64 CPU . writing .
  ☆26Updated 2 years ago
• ysyx-ta / ysyx-summer-readings
  ☆64Updated 7 months ago
• github-3rr0r / RV32ISC
  A RISC-V RV32I ISA Single Cycle CPU
  ☆23Updated last year
• OSCPU / ysyx-workbench
  ☆141Updated 7 months ago
• OSCPU / chisel-playground
  ☆64Updated last month
• iFuProcessor / iFuCore
  ☆17Updated 7 months ago
• lizhirui / AXI_spec_chinese
  AXI协议规范中文翻译版
  ☆142Updated 2 years ago
• NOP-Processor / NOP-Core
  High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)
  ☆78Updated last year
• Clo91eaf / PUA-MIPS
  NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.
  ☆11Updated this week
• Yawei-Ding / ysyx_riscv64_cpu
  ☆62Updated last year
• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆153Updated 2 months ago
• DawnCarol / DawnCarol
  ☆171Updated last week
• Groupsun / riscv-mini-five-stage
  This is my graduation project, a simple processor soft core, which implements RV32I ISA.
  ☆16Updated 5 years ago
• MrAMS / verilogModuleAddPrefix
  verilog module add prefix script 可用于ysyx项目添加学号
  ☆13Updated last year
• XS-MLVP / picker
  Pick your favorite language to verify your chip.
  ☆43Updated this week
• lizhirui / AXI-SDCard-High-Speed-Controller
  A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)
  ☆114Updated 2 years ago
• name1e5s / Sirius
  Asymmetric dual issue in-order microprocessor.
  ☆34Updated 5 years ago
• Tang-Haojin / YuQuan
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆22Updated last year
• OSCPU / ysyx-exam
  ☆21Updated last year
• f0rm2l1n / riscv-simulator-guide
  RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册
  ☆52Updated 4 years ago