SamsungLabs / PMPDLinks
Codebase for the Progressive Mixed-Precision Decoding paper.
☆16Updated last month
Alternatives and similar repositories for PMPD
Users that are interested in PMPD are comparing it to the libraries listed below
Sorting:
- ☆107Updated last year
- Official implementation of EMNLP'23 paper "Revisiting Block-based Quantisation: What is Important for Sub-8-bit LLM Inference?"☆23Updated last year
- Simulator for BitFusion☆101Updated 5 years ago
- ☆30Updated last week
- Tender: Accelerating Large Language Models via Tensor Decompostion and Runtime Requantization (ISCA'24)☆20Updated last year
- BSQ: Exploring Bit-Level Sparsity for Mixed-Precision Neural Network Quantization (ICLR 2021)☆41Updated 4 years ago
- ☆49Updated last month
- ☆19Updated 3 years ago
- ☆181Updated last year
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆101Updated last year
- Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts☆124Updated last year
- Static Block Floating Point Quantization for CNN☆35Updated 4 years ago
- Training with Block Minifloat number representation☆16Updated 4 years ago
- ☆48Updated 4 years ago
- ☆35Updated 5 years ago
- This repo contains the code for studying the interplay between quantization and sparsity methods☆22Updated 6 months ago
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆116Updated 2 years ago
- Implementation of Microscaling data formats in SystemVerilog.☆23Updated last month
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆51Updated last year
- Torch2Chip (MLSys, 2024)☆53Updated 5 months ago
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆90Updated last year
- Neural Network Quantization With Fractional Bit-widths☆12Updated 4 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆146Updated 6 months ago
- This is a repository of Binary General Matrix Multiply (BGEMM) by customized CUDA kernel. Thank FP6-LLM for the wheels!☆16Updated last year
- Codebase for ICML'24 paper: Learning from Students: Applying t-Distributions to Explore Accurate and Efficient Formats for LLMs☆27Updated last year
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆29Updated last year
- The official PyTorch implementation of the NeurIPS2022 (spotlight) paper, Outlier Suppression: Pushing the Limit of Low-bit Transformer L…☆48Updated 2 years ago
- ☆19Updated 4 years ago
- A co-design architecture on sparse attention☆51Updated 4 years ago
- ☆33Updated 4 years ago