CORE-ET Silicon Platform
☆78May 7, 2026Updated 2 months ago
Alternatives and similar repositories for core-et
Users that are interested in core-et are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ET Accelerator Firmware and Runtime☆47May 8, 2026Updated 2 months ago
- ☆23Apr 24, 2026Updated 2 months ago
- python driver and runtime for tenstorrent blackhole cards☆16Updated this week
- Modular RISC-V implementation & SoC☆17Jun 7, 2026Updated last month
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆52May 16, 2026Updated 2 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 2 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆21Updated this week
- 🌊 Tool for RTL waveform (VCD/FST) inspection via CLI☆37Updated this week
- The official NaplesPU hardware code repository☆35Jul 27, 2019Updated 6 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆19May 23, 2025Updated last year
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆36Nov 1, 2025Updated 8 months ago
- Agentic Graph RAG: Skeleton Indexing + VectorCypher + Agentic Router with Self-Correction☆37Feb 26, 2026Updated 4 months ago
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- LLM Agent for Hardware Description Language☆22Jun 7, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆15Jul 28, 2022Updated 3 years ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆13Sep 9, 2022Updated 3 years ago
- Experiments with Marsohod3GW board with Gowin FPGA chip☆20May 8, 2025Updated last year
- CPU microarchitecture, step by step☆191Jun 26, 2022Updated 4 years ago
- ☆10Dec 15, 2023Updated 2 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- ☆22Sep 26, 2025Updated 9 months ago
- General Matrix Multiplication using NVIDIA Tensor Cores☆28Jan 25, 2025Updated last year
- ☆145Jun 8, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Monorepo containing a machine-readable database of the RISC-V specification and artifact generation tools☆190Updated this week
- The Synapse Neuron Wallet - Binary Releases☆15Dec 17, 2018Updated 7 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 5 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆25Apr 25, 2025Updated last year
- CVA6 softcore contest☆24Jul 8, 2026Updated last week
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆26Jul 2, 2026Updated 2 weeks ago
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Sep 21, 2022Updated 3 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆18Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Formal Verification of RISC V IM Processor☆11Mar 27, 2022Updated 4 years ago
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 9 years ago
- ☆49Nov 9, 2021Updated 4 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- Scalable Interface for RISC-V ISA Extensions☆26Jun 9, 2026Updated last month
- Development moved to https://github.com/mhsys/mh☆14Feb 20, 2018Updated 8 years ago