AXI-Stream USB 2.0 HS Device Bridge (Verilog)
☆17Apr 17, 2025Updated last year
Alternatives and similar repositories for axis_usbd
Users that are interested in axis_usbd are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆34Nov 23, 2020Updated 5 years ago
- USB2.0 Device Controller IP Core☆21Aug 18, 2023Updated 3 years ago
- USB -> AXI Debug Bridge☆47Jun 5, 2021Updated 5 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13May 28, 2019Updated 7 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆13Jul 14, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- TCAM (Ternary Content-Addressable Memory) in Verilog☆59Oct 9, 2023Updated 3 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆16Nov 8, 2025Updated last year
- Mini CPU design with JTAG UART support☆21Jun 8, 2021Updated 5 years ago
- Bitstream Embedded RAM Transfusion☆11Aug 4, 2021Updated 5 years ago
- 实现带有BD（Buffer Description缓存描述符）的四通道DMA控制器设计，每个通道包括配置寄存器模块，源端控制模 块，缓存模块和目的端控制模块☆12Sep 12, 2023Updated 3 years ago
- ☆16May 3, 2025Updated last year
- Verilog 8b10b encoder/decoder☆12Mar 11, 2025Updated last year
- 2014 UCSC Extension FPGA class☆28Oct 23, 2015Updated 11 years ago
- Verilog Ethernet Switch (layer 2)☆60Oct 18, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Bitonic sorter (Batcher's sorting network) written in Verilog.☆42Oct 4, 2024Updated 2 years ago
- USB 2.0 Device IP Core☆76Oct 1, 2017Updated 9 years ago
- ☆23Jul 2, 2020Updated 6 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆13Jul 18, 2017Updated 9 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 9 months ago
- A variant of Tinyhttpd.☆12Jan 30, 2026Updated 9 months ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆19Jan 25, 2022Updated 4 years ago
- A Python wrapper for FTDI's D3XX library.☆14Sep 22, 2026Updated last month
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Open-Channel Open-Way Flash Controller☆26Sep 10, 2021Updated 5 years ago
- spi memory controller☆24Jan 5, 2017Updated 9 years ago
- The implementation of AD9371 on KC705☆21Jun 10, 2025Updated last year
- FPGA-based DRAM tester supporting RDIMM DDR5 memories☆44Aug 19, 2026Updated 2 months ago
- JTAG DPI module for SystemVerilog RTL simulations☆32Oct 30, 2015Updated 11 years ago
- A Hardware MD5 Cracker for the Cyclone V SoC☆12Mar 25, 2015Updated 11 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆57Dec 6, 2023Updated 2 years ago
- ☆23Feb 22, 2020Updated 6 years ago
- minimal code to access ps DDR from PL☆23Oct 18, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆14Aug 26, 2016Updated 10 years ago
- round robin arbiter☆77Jul 17, 2014Updated 12 years ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated 2 years ago
- 從入門到進階的 Chisel HDL 指南☆14Jun 4, 2026Updated 5 months ago
- ☆20Jun 18, 2022Updated 4 years ago
- ☆49Nov 1, 2026Updated last week
- ☆12Apr 28, 2021Updated 5 years ago
Are these results useful?