TheWrangler / PSTR17R5BLinks
使用DDS芯片AD9914产生线性扫频信号
☆12Updated 5 years ago
Alternatives and similar repositories for PSTR17R5B
Users that are interested in PSTR17R5B are comparing it to the libraries listed below
Sorting:
- ZYNQ-IPMC Hardware☆17Updated 3 years ago
- Miniature 8GHz FMCW Radar☆12Updated 9 years ago
- A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.☆23Updated 8 years ago
- Time to Digital Converter on an FPGA☆18Updated 5 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆71Updated 4 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆62Updated 3 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆74Updated 3 years ago
- AD7606 driver verilog☆45Updated 6 years ago
- Open source zynq platform☆18Updated 7 years ago
- It started as some general experiments with RF stuff and gradually evolved into a (severely limited) spectrum analyzer.☆48Updated 6 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆59Updated 4 years ago
- FPGA based 30ps RMS TDCs☆91Updated 7 years ago
- Application software for Scopy MVP: FPGA PS, PL, and microcontroller firmware☆79Updated 5 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆68Updated 11 years ago
- 5MHz to 2.1GHz RF Synthesizer with modulation capability☆57Updated 3 years ago
- FMCW Radar verilog project☆32Updated 5 years ago
- Simple mono FM Radio.☆50Updated 9 years ago
- 基于USB2.0 的数据采集卡☆20Updated 6 years ago
- FPGA纯逻辑实现modbus通信☆22Updated 3 years ago
- This repository contains a template AMP project for the Zedboard using VGA, FreeRTOS, LVGL and USB peripherals☆31Updated 2 years ago
- Design, Documentation, Schematic, Board, Code files for the FPGA Oscilloscope project using an Altera Cyclone III FPGA.☆119Updated 11 years ago
- FPGA Technology Exchange Group相关文件管理☆67Updated last month
- A digital Oscilloscope designed using Zedboard (Zynq7000Soc). The input signal is sample and processed using Zedboard and the sample dat…☆26Updated 5 years ago
- 【例程】国产高云FPGA 开发板及其工程☆43Updated last week
- FPGA-Based DIY Function Generator☆59Updated 5 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆23Updated 10 months ago
- SEA-S7_gesture recognition☆17Updated 5 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Updated 2 months ago