odin2985 / FPGA-CNN-accelerator-based-on-systolic-array
2023集创赛国二,紫光同创杯。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。
☆108Updated 5 months ago
Related projects: ⓘ
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆123Updated last year
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆51Updated last year
- MNIST using tensorflow, c++ and fpga (zynq7010)☆24Updated last year
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆23Updated last year
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆59Updated 3 years ago
- 2023集创赛紫光同创杯一等奖项目☆56Updated 8 months ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆14Updated 3 months ago
- FPGA实现简单的图像处理算法☆30Updated last year
- some interesting demos for starters☆59Updated last year
- ☆175Updated 5 months ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆58Updated 2 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆10Updated 4 months ago
- Convolutional Neural Network RTL-level Design☆25Updated 2 years ago
- ☆29Updated last year
- FPGA☆137Updated 2 months ago
- achieve softmax in PYNQ with heterogeneous computing.☆61Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆66Updated 2 years ago
- CNN accelerator implemented with Spinal HDL☆128Updated 7 months ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆24Updated 4 months ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆155Updated 5 months ago
- FPGA project☆193Updated 2 years ago
- fpga跑sobel识别算法☆25Updated 3 years ago
- 一个开源的FPGA神经网络加速器。☆104Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆152Updated last year
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆126Updated 4 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆27Updated last month
- 【2022集创赛】Arm杯一等奖作品:Cortex-M0智能娱乐收音机 开源项目☆26Updated last year
- ☆83Updated 4 years ago
- ☆57Updated last year
- CPU Design Based on RISCV ISA☆70Updated 3 months ago