This is an HLS-based FPGA accelerator implementation for openpose application.
☆14Apr 5, 2019Updated 6 years ago
Alternatives and similar repositories for openposeFPGA_mobilenet
Users that are interested in openposeFPGA_mobilenet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A novel FPGA-based intent recognition systemutilizing deep recurrent neural networks☆27Aug 25, 2021Updated 4 years ago
- Codes to implement MobileNet V2 in a FPGA☆30Dec 21, 2020Updated 5 years ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆18Aug 23, 2021Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Apr 18, 2019Updated 6 years ago
- ☆43Jan 22, 2026Updated 2 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A Winograd based kernel for convolutions in deep learning framework☆15Jul 22, 2017Updated 8 years ago
- Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …☆15Jan 19, 2018Updated 8 years ago
- Free TPU OS running on the FPGA☆10May 6, 2023Updated 2 years ago
- CK workflow, portable packages and other artifacts for the ReQuEST-ASPLOS'18 submission:☆12Jan 16, 2019Updated 7 years ago
- Official repository of 3DSRnet (ICIP 2019)☆11Jun 29, 2022Updated 3 years ago
- DPark 漫谈系列☆22Oct 6, 2016Updated 9 years ago
- Huffman encoding core (Vivado HLS Project)☆12Oct 15, 2019Updated 6 years ago
- ☆11Jul 7, 2021Updated 4 years ago
- ☆31Nov 7, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Label-Representative Graph Convolutional Network for Multi-Label Text Classification☆18Sep 20, 2022Updated 3 years ago
- Implemented Darius IP (originally target PYNQ) of convolution and maxpool on Xilinx FPGA with SDK☆15Dec 2, 2018Updated 7 years ago
- ☆17Sep 20, 2023Updated 2 years ago
- C++ HDL (Hardware Description Language)☆45Updated this week
- Caffe1 튜토리얼☆13Dec 20, 2017Updated 8 years ago
- Accelerated Image Reconstruction using Generative Adversarial Networks on Cloud FPGAs☆11Aug 27, 2021Updated 4 years ago
- DynamicVINO is an open-source C++ library for establishing easy-to-use, extensible and scalable deep learning inference system for Intel…☆14Aug 21, 2018Updated 7 years ago
- 基于vits的tts语音生成☆14Apr 30, 2024Updated last year
- ☆26Nov 4, 2022Updated 3 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Two-Step Quantization on AlexNet☆13Jun 29, 2018Updated 7 years ago
- Caffe Re-implementation of "PointNet: Deep Learning on Point Sets for 3D Classification and Segmentation" [Qi et al., CVPR 2017]☆17Aug 7, 2018Updated 7 years ago
- QQ坦白说加解密源码☆13Jun 10, 2018Updated 7 years ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆33Sep 4, 2023Updated 2 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93May 25, 2019Updated 6 years ago
- This is a series of quick start guide of Vitis HLS tool in Chinese. It explains the basic concepts and the most important optimize techni…☆26Nov 9, 2022Updated 3 years ago
- ☆20Jan 22, 2020Updated 6 years ago
- ☆23Oct 7, 2021Updated 4 years ago
- BasicVSR++ With GUI☆14Apr 15, 2022Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- implementation of winograd minimal convolution algorithm on Intel Architecture☆39Dec 4, 2017Updated 8 years ago
- ☆28Mar 29, 2018Updated 8 years ago
- Who doesn’t dream of a new FPGA family that can provide embedded hard neurons in its silicon architecture fabric instead of the conventio…☆17Jul 4, 2018Updated 7 years ago
- ☆19Aug 25, 2017Updated 8 years ago
- ☆24May 8, 2025Updated 10 months ago
- ☆21Mar 20, 2020Updated 6 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Feb 22, 2021Updated 5 years ago