florianhirner / proteus
☆13Updated last year
Alternatives and similar repositories for proteus:
Users that are interested in proteus are comparing it to the libraries listed below
- ☆30Updated 6 months ago
- ☆19Updated 5 months ago
- processor for post-quantum cryptography☆14Updated 4 years ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现,基为2,有两个并行的蝶形单元☆16Updated 2 years ago
- ☆24Updated 4 years ago
- Parametric NTT/INTT Hardware Generator☆66Updated 3 years ago
- Acceleration of TFHE-based Homomorphic NAND Gate on FPGA☆14Updated 3 years ago
- ☆21Updated 3 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆28Updated 3 years ago
- ☆21Updated last year
- ☆35Updated 6 months ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆29Updated last year
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆50Updated 2 years ago
- ☆47Updated 3 years ago
- Repo for code developed during the HEAT project (Homomorphic Encryption Applications Technology)☆58Updated 4 years ago
- ☆17Updated 9 months ago
- Python implementations of various NTT/INTT and NTT-based polynomial multiplication algorithms☆34Updated 4 years ago
- This repository is for our paper "High-Performance and Configurable SW/HW Co-design of Post-Quantum Signature CRYSTALS-Dilithium" in ACM …☆10Updated last year
- FPT: a Fixed-Point Accelerator for Torus Fully Homomorphic Encryption☆17Updated 6 months ago
- ☆20Updated 7 months ago
- Hardware implementation of Saber☆7Updated 4 years ago
- Intel Homomorphic Encryption Acceleration Library for FPGAs, including open source implementation of FPGA kernels for accelerating NTT, I…☆98Updated 2 years ago
- Fully Homomorphic Encryption Compiler☆10Updated 3 weeks ago
- ☆19Updated 3 years ago
- ☆33Updated 6 months ago
- POC implementation of "Accelerating HE Operations Using Key Decomposition"[KLSS23]☆13Updated last year
- Saber and NTRU on M4 and AVX2☆16Updated 3 years ago
- An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000☆10Updated 7 months ago
- FIPS 202 compliant SHA-3 core in Verilog☆18Updated 4 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆38Updated 7 years ago