An agent skill that turns an HDL / RTL / SoC architecture description into a clean SVG block diagram
☆29Aug 10, 2026Updated 3 months ago
Alternatives and similar repositories for hdldiagZero
Users that are interested in hdldiagZero are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- skill for vivado☆15Mar 16, 2026Updated 7 months ago
- Claude Code skills & agents that automate a full RTL/Verilog design flow - architecture, RTL coding, lint, simulation, self-checking test…☆21Jun 10, 2026Updated 5 months ago
- Agent skill for AMD/Xilinx Vitis HLS generation and FPGA design workflows.☆34Aug 14, 2026Updated 2 months ago
- SM4加密解密算法Verilog代码实现☆13Jun 5, 2024Updated 2 years ago
- This repository defines a Claude Code skill for working with Verilog☆19Apr 21, 2026Updated 6 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Versatile multi-sensor temperature controller☆12Feb 24, 2026Updated 8 months ago
- Agent skill for Verilog-2001 RTL generation and FPGA design workflows.☆331Aug 25, 2026Updated 2 months ago
- A Comprehensive Comparative Study of LLM-Aided FPGA Design Flow☆13Jul 14, 2025Updated last year
- A Spec-to-RTL subsystem framework of CirbuildSTG, and a direct implementation of Spec2RTL-agent framework proposed by Yu, Zhongzhi, et al…☆16Apr 7, 2026Updated 7 months ago
- RTL agent team; Harness for Agentic hardware design and verificiation.☆67Oct 7, 2026Updated last month
- A bilingual, continuously updated directory of AI agent cases, news, open-source projects, papers, and reusable resources.☆24Updated this week
- SystemVerilog AXI verification library and video-DMA IP: AXI4/Lite/Stream BFMs, triple-buffer VDMA, and multi-tap temporal VDMA with byte…☆30Jul 5, 2026Updated 4 months ago
- ☆252Oct 23, 2026Updated 2 weeks ago
- Xilinx/AMD FPGA & MPSoC Vivado design skill for Claude — covers block design, IP config, XDC constraints, synthesis, implementation and b…☆483Apr 25, 2026Updated 6 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- nvc + xsim = encrypted IP and, quite possibly, eternal glory☆26Updated this week
- Agent skill for generating and verifying AGENTS.md files for coding agents.☆15Aug 26, 2026Updated 2 months ago
- ☆18Sep 2, 2020Updated 6 years ago
- RTL Interview Questions☆12Mar 23, 2019Updated 7 years ago
- ChatHLS: Towards Systematic Design Automation and Optimization for High-Level Synthesis☆14Jun 29, 2026Updated 4 months ago
- PSOC SoC code with peripherals and synthesis scripts for FPGA/ASIC☆12Oct 8, 2025Updated last year
- A reliable, real-time subsystem for the Carfield SoC☆21Dec 2, 2025Updated 11 months ago
- This site is hopefully a springboard for others to learn about coding in System Verilog and experimenting with FPGAs.☆26Updated this week
- Standalone IP with ARM-AMBA/AXI capable device. Enables sending and receiving data via SpaceWire protocol. Tested on Xilinx FPGA (ZYNQ).☆13Jul 12, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A set of audio processing functions implemented by FPGA☆30Sep 28, 2021Updated 5 years ago
- Tool to make the pair programming easier☆12Oct 21, 2023Updated 3 years ago
- See and review any Vivado / Zynq / PYNQ project: drill-down Vivado-style diagrams and clock-domain, constraint and overlay checks for AI …☆27Nov 1, 2026Updated last week
- ☆15Jun 24, 2025Updated last year
- Open Source VLSI library characterizer☆10Jul 7, 2026Updated 4 months ago
- ☆29Updated this week
- AI-native Chiplet design flow based on open-source EDA toolchain☆52Oct 29, 2026Updated last week
- A Screen sharing program using the QT framework☆13Jan 27, 2011Updated 15 years ago
- Haar wavelet based Discrete wavelet transform for ECG feature extraction in Verilog☆20Jul 21, 2015Updated 11 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A tool to download restricted content from private Telegram groups and channels you have access to, using the Telegram API (Pyrogram).☆13Jan 5, 2025Updated last year
- ☆10Jun 26, 2025Updated last year
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- Lecture Material on Deep Learning Inference using FPGA☆13Jun 9, 2020Updated 6 years ago
- Python SpaceWire Library☆13Dec 1, 2012Updated 13 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- tiny (<1 kB) snprintf()/sprintf() for embedded platforms☆15Aug 24, 2026Updated 2 months ago
Are these results useful?