An agent skill that turns an HDL / RTL / SoC architecture description into a clean SVG block diagram
☆26Aug 10, 2026Updated 2 months ago
Alternatives and similar repositories for hdldiagZero
Users that are interested in hdldiagZero are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VeriFlow-CC: A Claude Code-driven RTL design pipeline. Automates Chip-on-Chat from architecture to synthesis (iVerilog/Yosys) using a sta…☆55Oct 5, 2026Updated 2 weeks ago
- ☆18Sep 2, 2020Updated 6 years ago
- Fast Camera Image Processing Pipeline for Mobile☆23Nov 16, 2025Updated 11 months ago
- PSOC SoC code with peripherals and synthesis scripts for FPGA/ASIC☆12Oct 8, 2025Updated last year
- A reliable, real-time subsystem for the Carfield SoC☆21Dec 2, 2025Updated 10 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A GPU built from scratch which can render graphics and train ML models☆15Jul 4, 2026Updated 3 months ago
- RTL agent team; Harness for Agentic hardware design and verificiation.☆61Oct 7, 2026Updated 2 weeks ago
- tiny (<1 kB) snprintf()/sprintf() for embedded platforms☆13Aug 24, 2026Updated last month
- Lecture Material on Deep Learning Inference using FPGA☆13Jun 9, 2020Updated 6 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆38Dec 24, 2024Updated last year
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- How to Accelerate an Image Upscaling CNN on FPGA Using HLS☆30Oct 6, 2021Updated 5 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 5 years ago
- Agent skill for Verilog-2001 RTL generation and FPGA design workflows.☆319Aug 25, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SLAM dissertation project☆10May 6, 2017Updated 9 years ago
- ☆194Sep 30, 2026Updated 3 weeks ago
- Wishbone controller for a MEMs microphone☆16Mar 18, 2020Updated 6 years ago
- ☆14Feb 19, 2021Updated 5 years ago
- Code for https://arxiv.org/abs/1712.00254☆18Dec 6, 2017Updated 8 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆47Jun 22, 2021Updated 5 years ago
- Updated version of the XUP Workshops☆13Aug 10, 2018Updated 8 years ago
- ☆13Feb 24, 2021Updated 5 years ago
- ☆11Feb 9, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- IP代理池 ，可以自己扩展采集器进行代理IP的爬取☆15Aug 30, 2019Updated 7 years ago
- [ICML 2022 Spotlight] Finding the Task-Optimal Low-Bit Sub-Distribution in Deep Neural Networks☆11May 21, 2023Updated 3 years ago
- NeoPixel LED Controller | NeoPixel LED 控制器 | 基於MAX10 FPGA的音樂全彩光立方LED控制器☆12Jan 4, 2022Updated 4 years ago
- 使用Cordic算法函数运算，在资源受限的设备上运行（如资源较少的FPGA、嵌入式MCU），避免了浮点运算、乘法、除法，只用移位和加法函数的计算。☆14Mar 22, 2024Updated 2 years ago
- 提供一种基于深度学习的光纤传感水声信号识别方法，该方法降低了光纤传感水声信号识别的难度，通过最优聚类模型，将无监督学习方式转化为有监督学习的方式，使识别未知的目标事件信号成为可能；以光纤传感系统自身固有噪声信号分解分量作为训练数据，构建开集识别网络，可用于识别任意不属于系统…☆13Aug 30, 2022Updated 4 years ago
- Use FPGA to Transfer Image with Gigabits Ethernet☆20Dec 2, 2020Updated 5 years ago
- A box containing all necessary components to play with ultrasound.☆10Nov 8, 2020Updated 5 years ago
- A Comprehensive Comparative Study of LLM-Aided FPGA Design Flow☆13Jul 14, 2025Updated last year
- 16 bit serial multiplier in SystemVerilog☆13Oct 13, 2018Updated 8 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆16Mar 21, 2016Updated 10 years ago
- RADIX-4 SRT division☆13Oct 31, 2019Updated 6 years ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆16Nov 4, 2020Updated 5 years ago
- Video Stream Scaler☆43Jul 17, 2014Updated 12 years ago
- Arch-Net: Model Distillation for Architecture Agnostic Model Deployment☆23Nov 4, 2021Updated 4 years ago
- LiteX based FPGA gateware for Thunderscope.☆31Apr 21, 2026Updated 6 months ago
- This repository implements a scaled-down LLaMA 2-like model on an ARM Cortex-M3 soft core, with a custom systolic array RTL module for ef…☆16Jun 25, 2025Updated last year