mng2 / AcornCLE215p
Info and example projects for the SQRL Acorn FPGA board
☆10Updated 2 years ago
Alternatives and similar repositories for AcornCLE215p:
Users that are interested in AcornCLE215p are comparing it to the libraries listed below
- Small footprint and configurable Inter-Chip communication cores☆55Updated last month
- USB 1.1 Device IP Core☆18Updated 7 years ago
- Time to Digital Converter (TDC)☆30Updated 4 years ago
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 3 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- USB Full-Speed core written in migen/LiteX☆17Updated 5 years ago
- NeTV2 SoC based on LiteX☆16Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆25Updated 3 years ago
- FPGA board-level debugging and reverse-engineering tool☆34Updated last year
- LiteX based FPGA gateware for Thunderscope.☆24Updated last year
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated last month
- PCIe adapter for an FPGA accelerator for Open CloudServer☆22Updated 4 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- Small footprint and configurable JESD204B core☆41Updated last month
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆25Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- CRUVI Standard Specifications☆17Updated 9 months ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆35Updated 5 years ago
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆12Updated 2 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆20Updated 5 years ago
- a small simple slow serial FPGA core☆16Updated 3 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆53Updated last year
- LiteX development baseboards arround the SQRL Acorn.☆60Updated 10 months ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆14Updated 2 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago