mng2 / AcornCLE215p

Related projects ⓘ

Alternatives and complementary repositories for AcornCLE215p

• www-asics-ws / usb1_device
  USB 1.1 Device IP Core
  ☆18Updated 7 years ago
• enjoy-digital / liteiclink
  Small footprint and configurable Inter-Chip communication cores
  ☆54Updated last month
• grayresearch / s4ga
  a small simple slow serial FPGA core
  ☆16Updated 3 years ago
• machdyne / lowe
  Löwe FPGA Board
  ☆12Updated last year
• lawrie / tiny_ram_soc
  Picorv32 SoC that uses only BRAM, not flash memory
  ☆12Updated 5 years ago
• merledu / symbiflow-magic
  This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.
  ☆10Updated 3 years ago
• f32c / tools
  ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)
  ☆22Updated last week
• julianfl0w / openStreamHDL
  VHDL Code for infrastructural blocks (designed for FPGA)
  ☆13Updated 2 years ago
• chili-chips-ba / openXC7-TetriSaraj
  Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…
  ☆19Updated last month
• lawrie / ulx3s_bit_streams
  Bit streams forthe Ulx3s ECP5 device
  ☆16Updated last year
• enjoy-digital / litex-acorn-baseboard
  LiteX development baseboards arround the SQRL Acorn.
  ☆57Updated 7 months ago
• htfab / rotfpga
  A reconfigurable logic circuit made of identical rotatable tiles.
  ☆20Updated 3 years ago
• antmicro / usb-test-suite-build
  Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores
  ☆50Updated last year
• mithro / valentyusb
  USB Full-Speed core written in migen/LiteX
  ☆17Updated 5 years ago
• lambdaconcept / lambdaUSB
  A configurable USB 2.0 device core
  ☆30Updated 4 years ago
• stevenbell / csirx
  Open-source CSI-2 receiver for Xilinx UltraScale parts
  ☆35Updated 5 years ago
• quartiq / bscan_spi_bitstreams
  FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.
  ☆52Updated last year
• hdl-util / i2c
  Fully featured implementation of Inter-IC (I2C) bus master for FPGAs
  ☆23Updated 4 years ago
• mmicko / cross-fpga
  Cross compile FPGA tools
  ☆22Updated 3 years ago
• lawrie / ulx3s_cores
  Information on cores available on the Ulx3s ECP5 FPGA board
  ☆14Updated 4 years ago
• bunnie / netv2-fpga-basic-overlay
  Vivado design for basic NeTV2 FPGA with chroma-based overlay
  ☆20Updated 7 years ago
• HarmonInstruments / verilog
  ☆20Updated 2 years ago
• micro-FPGA / CRUVI
  CRUVI Standard Specifications
  ☆17Updated 6 months ago
• FPGANinjas / nitefury_pcie_xdma_ddr
  Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board
  ☆12Updated 2 years ago
• m-labs / VexRiscv-verilog
  Using VexRiscv without installing Scala
  ☆36Updated 3 years ago
• ultraembedded / core_usb_sniffer
  USB capture IP
  ☆19Updated 4 years ago
• bunnie / netv2-soc
  NeTV2 SoC based on LiteX
  ☆14Updated 6 years ago
• xobs / lxbuildenv
  Simplified environment for litex
  ☆13Updated 4 years ago