machdyne / musli
Müsli USB Pmod-compatible module
☆11Updated last year
Related projects: ⓘ
- Riegel Computer☆17Updated last year
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆17Updated 2 years ago
- CRUVI Standard Specifications☆17Updated 4 months ago
- Quickly update a bitstream with new RAM contents☆14Updated 3 years ago
- Bit streams forthe Ulx3s ECP5 device☆16Updated last year
- Simplified environment for litex☆13Updated 3 years ago
- Utilities for the ECP5 FPGA☆17Updated 3 years ago
- ☆14Updated 2 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆23Updated 7 months ago
- Firmware for the FX2 which emulates the FTDI serial chips (including MPSSE support).☆11Updated 6 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆33Updated 3 years ago
- USB Full-Speed core written in migen/LiteX☆17Updated 5 years ago
- Use ECP5 JTAG port to interact with user design☆24Updated 3 years ago
- PLEASE MOVE TO PAWSv2☆17Updated 2 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 5 years ago
- Everything needed for ulx3s FPGA☆13Updated 3 years ago
- Löwe FPGA Board☆12Updated 11 months ago
- WCH CH569 SerDes Reverse Engineering☆25Updated 2 years ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆27Updated 4 months ago
- Mini CPU design with JTAG UART support☆18Updated 3 years ago
- verilog core for ws2812 leds☆29Updated 2 years ago
- USB3 super speed development board useful as FPGA expansion based on WCH-Tech CH569☆21Updated last year
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Example Verilog code for Ulx3s☆38Updated 2 years ago
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆18Updated 7 months ago
- Siglent SDS1x0xX-E FPGA bitstreams☆36Updated last year
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago
- nMigen examples for the ULX3S board☆15Updated 3 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆16Updated 6 months ago