Deep Learning & VLSI Crash Course for New Members
☆44Aug 20, 2026Updated 2 months ago
Alternatives and similar repositories for Crash_Course_for_New_Members
Users that are interested in Crash_Course_for_New_Members are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is the lab practice for students to get the hang of using python-opencv to do image processing applications.☆15Aug 1, 2022Updated 4 years ago
- This is the mini-tutorial of Computer Vision course (Spring 2021)☆18Aug 3, 2025Updated last year
- RTL + Verfication + Synthesis + APR☆11Jul 18, 2018Updated 8 years ago
- IC Contest☆47Mar 28, 2023Updated 3 years ago
- RTL + Synthesis + APR☆11Aug 3, 2025Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- IC-contest 2012~2024☆26Apr 30, 2024Updated 2 years ago
- [NYCU 2021 Spring] Digital Circuits and Systems☆34Jan 26, 2024Updated 2 years ago
- ☆10Aug 30, 2024Updated 2 years ago
- Memory Compiler Tutorial☆14Aug 2, 2022Updated 4 years ago
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆18Jun 24, 2026Updated 4 months ago
- ☆22Apr 2, 2023Updated 3 years ago
- Computer-Aided VLSI System Design☆26Oct 24, 2024Updated 2 years ago
- RTL to GDS via Cadence Tools☆20May 17, 2022Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆72Feb 13, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Simple 3d mapping and physic simulation on blender☆29Jun 29, 2026Updated 4 months ago
- ☆16Jun 28, 2021Updated 5 years ago
- An small in-order, decoupled frontend-backend, pipeline CPU which implements RV32I_Zicsr and boots FreeRTOS.☆22May 27, 2026Updated 5 months ago
- Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]☆12Jun 15, 2021Updated 5 years ago
- Learn and build GPU RTL from scratch☆22Aug 1, 2025Updated last year
- A prototype of Concolic Testing engine for SystemVerilog, developed as part of PFN summer internship 2018.☆22Dec 21, 2018Updated 7 years ago
- Hardware Formal Verification☆18Aug 10, 2020Updated 6 years ago
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆14Apr 19, 2022Updated 4 years ago
- ☆12Jan 1, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Professor: C.H. Yang☆11Oct 6, 2026Updated last month
- A lightweight library to perform Python/Verilog co-simulation with Python3.3 coroutine + numpy. The name Nicotb cames from NatIve COrouti…☆21Dec 24, 2023Updated 2 years ago
- [ICCVw19] DAME WEB: DynAmic MEan with Whitening Ensemble Binarization for Landmark Retrieval without Human Annotation☆10Dec 20, 2019Updated 6 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 5 years ago
- ☆12Nov 12, 2024Updated last year
- Template for project1 TPU☆23May 1, 2021Updated 5 years ago
- Experimental pipeline for FedFace.☆10Jul 6, 2021Updated 5 years ago
- SOTA results for reid baseline model (Gluon implementation)☆13Aug 6, 2018Updated 8 years ago
- [BMVC17] Weakly Supervised Saliency Detection with A Category-Driven Map Generator☆19Apr 2, 2019Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14May 11, 2014Updated 12 years ago
- 🤖 An automated NTU Thesis LaTeX continuous integration and continuous deploying service built up with GitHub Actions.☆10May 8, 2020Updated 6 years ago
- Hardware Description Language on FPGA☆12Sep 18, 2023Updated 3 years ago
- CDC example code for CSDN blog☆14Oct 18, 2021Updated 5 years ago
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆51Mar 22, 2019Updated 7 years ago
- This project is based on Digital VLSI Testing and Testability. The netlist is given as input, the code performs Dominance fault collapsin…☆11Nov 16, 2021Updated 4 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago