mediaic / Crash_Course_for_New_MembersLinks
Deep Learning & VLSI Crash Course for New Members
☆38Updated 10 months ago
Alternatives and similar repositories for Crash_Course_for_New_Members
Users that are interested in Crash_Course_for_New_Members are comparing it to the libraries listed below
Sorting:
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆24Updated 7 years ago
- Computer-Aided VLSI System Design☆20Updated 8 months ago
- Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.☆23Updated 3 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆64Updated 8 years ago
- Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]☆11Updated 4 years ago
- ☆37Updated last year
- Hardware Implementation of Sigmoid Function using verilog HDL☆15Updated 5 years ago
- IC Contest☆36Updated 2 years ago
- This repo is "NTHU VLSI System Design and Implementation" course project.☆13Updated 8 years ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆46Updated 4 years ago
- IC-contest 2012~2024☆17Updated last year
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- Discussion Forum for High-Level Synthesis (HLS) Courses in Taiwan.☆52Updated last year
- Tutorials on HLS Design☆52Updated 5 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆103Updated 4 years ago
- ☆14Updated 9 years ago
- 楊家驤老師的"電腦輔助積體電路系統設計"作業(CVSD)☆29Updated 8 months ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 7 years ago
- Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)☆123Updated 9 months ago
- ☆12Updated 4 years ago
- UVM and System Verilog Manuals☆43Updated 6 years ago
- Memory Compiler Tutorial☆12Updated 4 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆18Updated 7 years ago
- Template for project1 TPU☆19Updated 4 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆49Updated 7 years ago
- A hardware implementation of a feed-forward Convolutional Neural Network called XNOR-Net which has faster execution due to the replacemen…☆18Updated 6 years ago
- RTL + Synthesis + APR☆11Updated last year
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆34Updated last year
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Simple RiscV core for academic purpose.☆22Updated 5 years ago