mediaic / Crash_Course_for_New_MembersLinks
Deep Learning & VLSI Crash Course for New Members
☆39Updated last month
Alternatives and similar repositories for Crash_Course_for_New_Members
Users that are interested in Crash_Course_for_New_Members are comparing it to the libraries listed below
Sorting:
- RTL + Synthesis + APR☆11Updated last month
- EE 260 Winter 2017: Advanced VLSI Design☆66Updated 8 years ago
- Generator of verilog description for FPGA MobileNet implementation☆175Updated 3 years ago
- Discussion Forum for High-Level Synthesis (HLS) Courses in Taiwan.☆54Updated 2 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 7 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆52Updated 8 years ago
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆24Updated 7 years ago
- Simple RiscV core for academic purpose.☆22Updated 5 years ago
- Computer-Aided VLSI System Design☆21Updated 11 months ago
- A convolutional neural network implemented in hardware (verilog)☆161Updated 8 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆141Updated 5 years ago
- ☆11Updated 2 years ago
- ☆38Updated 2 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆14Updated 6 years ago
- ☆14Updated 4 years ago
- Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)☆136Updated last year
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- ☆10Updated last year
- 楊家驤老師的"電腦輔助積體電路系統設計"作業(CVSD)☆33Updated 11 months ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆109Updated 4 years ago
- IC implementation of TPU☆132Updated 5 years ago
- Systolic-array based Deep Learning Accelerator generator☆27Updated 4 years ago
- Implementing Different Adder Structures in Verilog☆72Updated 6 years ago
- ☆44Updated 5 years ago
- All Digital Phase-Locked Loop (ADPLL)☆18Updated last year
- Learn systemC with examples☆121Updated 2 years ago
- UVM and System Verilog Manuals☆44Updated 6 years ago
- ☆26Updated 5 years ago
- ☆66Updated 3 years ago