mediaic / Crash_Course_for_New_MembersLinks
Deep Learning & VLSI Crash Course for New Members
☆39Updated last week
Alternatives and similar repositories for Crash_Course_for_New_Members
Users that are interested in Crash_Course_for_New_Members are comparing it to the libraries listed below
Sorting:
- RTL + Synthesis + APR☆11Updated last week
- Generator of verilog description for FPGA MobileNet implementation☆173Updated 3 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆65Updated 8 years ago
- Tutorials on HLS Design☆52Updated 5 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 7 years ago
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆24Updated 7 years ago
- ☆11Updated 2 years ago
- ☆38Updated 2 years ago
- ☆44Updated 5 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- A hardware implementation of a feed-forward Convolutional Neural Network called XNOR-Net which has faster execution due to the replacemen…☆18Updated 6 years ago
- Discussion Forum for High-Level Synthesis (HLS) Courses in Taiwan.☆54Updated last year
- Computer-Aided VLSI System Design☆20Updated 9 months ago
- Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)☆126Updated 11 months ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆47Updated 4 years ago
- Xilinx Deep Learning IP☆92Updated 4 years ago
- Simple RiscV core for academic purpose.☆22Updated 5 years ago
- UVM and System Verilog Manuals☆44Updated 6 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- ☆84Updated 5 years ago
- Open Source PHY v2☆29Updated last year
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆141Updated 5 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆105Updated 4 years ago
- ☆83Updated last year
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆27Updated 2 years ago
- ☆26Updated 5 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆111Updated 5 years ago
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆34Updated last year
- ☆66Updated 3 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 8 years ago