mediaic / Crash_Course_for_New_Members
Deep Learning & VLSI Crash Course for New Members
☆37Updated 7 months ago
Alternatives and similar repositories for Crash_Course_for_New_Members:
Users that are interested in Crash_Course_for_New_Members are comparing it to the libraries listed below
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆24Updated 6 years ago
- Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.☆23Updated 3 years ago
- IC Contest☆34Updated 2 years ago
- ☆11Updated 3 years ago
- Computer-Aided VLSI System Design☆18Updated 5 months ago
- Discussion Forum for High-Level Synthesis (HLS) Courses in Taiwan.☆51Updated last year
- RTL + Synthesis + APR☆11Updated last year
- IC-contest 2012~2024☆15Updated 11 months ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆41Updated 4 years ago
- Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)☆112Updated 7 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆39Updated 6 years ago
- Tutorials on HLS Design☆51Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- This repo is "NTHU VLSI System Design and Implementation" course project.☆12Updated 8 years ago
- ☆35Updated last year
- Verilog implementation of Softmax function☆62Updated 2 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆62Updated 8 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 7 years ago
- ☆65Updated 2 years ago
- Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…☆11Updated 5 years ago
- ☆33Updated 2 years ago
- ECE 5745 Tutorial 8: SRAM Generators☆13Updated 3 years ago
- [NYCU 2021 Spring] Digital Circuits and Systems☆18Updated last year
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆14Updated 4 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 4 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago
- This is a 4*5 PE array for LeNet accelerator based on FPGA.☆11Updated 2 years ago
- Digital Design Lab Spring 2019 Final Project☆11Updated 5 years ago