Alternatives and similar repositories for VLSI_Lab1:

Users that are interested in VLSI_Lab1 are comparing it to the libraries listed below

• mediaic / VLSI_Lab2
  RTL + Verfication + Synthesis + APR
  ☆10Updated 6 years ago
• mediaic / Crash_Course_for_New_Members
  Deep Learning & VLSI Crash Course for New Members
  ☆36Updated 6 months ago
• max2468tw / IC_Lab
  NCTU 2018 Spring Integrated Circuit Design Laboratory
  ☆24Updated 6 years ago
• yutongshen / RISC-V_SoC
  ☆35Updated last year
• maeri-project / MAERI_bsv_isca2018
  MAERI public release
  ☆31Updated 3 years ago
• ramachav / Simple-Neural-Network-Accelerator
  Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…
  ☆10Updated 5 years ago
• zli87 / Integrated_Circuit_Design_Laboratory_IC_Lab
  Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.
  ☆20Updated 3 years ago
• freechipsproject / chisel-testers
  Provides various testers for chisel users
  ☆101Updated 2 years ago
• ucb-bar / barstools
  Useful utilities for BAR projects
  ☆31Updated last year
• Ni-ChiTing / IC_contest_cell_based_design
  ☆11Updated 3 years ago
• albertfan1120 / NTU_CVSD_2021
  Computer-Aided VLSI System Design
  ☆17Updated 3 months ago
• derek8955 / ic_contest
  IC Contest
  ☆28Updated last year
• EECS-NTNU / bismo
  BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing
  ☆132Updated 5 years ago
• lukasc-ch / ExtendedBitPlaneCompression
  Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…
  ☆17Updated 5 years ago
• eisl-nctu / aquila
  Aquila: a 32-bit RISC-V processor for Xilinx FPGAs.
  ☆26Updated last year
• ahirsharan / 32-Bit-Floating-Point-Adder
  Verilog Implementation of 32-bit Floating Point Adder
  ☆36Updated 4 years ago
• mrc-donato / CHIPKIT-Tutorial
  ☆15Updated 3 years ago
• hankshyu / ICLab-2023
  Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)
  ☆104Updated 5 months ago
• XDEv11 / ICLAB-2022-FALL
  ☆31Updated last year
• johnjohnlin / nicotb
  A lightweight library to perform Python/Verilog co-simulation with Python3.3 coroutine + numpy. The name Nicotb cames from NatIve COrouti…
  ☆21Updated last year
• pulp-platform / stream-ebpc
  Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…
  ☆24Updated 4 years ago
• 02stevenyang850527 / CVSD
  Computer-aided VLSI System design, EEE 5022, National Taiwan University, 2018 Spring
  ☆17Updated 6 years ago
• mediaic / Python_OpenCV_Lab
  This is the lab practice for students to get the hang of using python-opencv to do image processing applications.
  ☆15Updated 2 years ago
• krz-max / Digital-Circuits-and-Systems
  [NYCU 2021 Spring] Digital Circuits and Systems
  ☆16Updated last year
• IBM / rocc-software
  C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)
  ☆52Updated 4 years ago
• hlslibs / hls_tutorials
  Tutorials on HLS Design
  ☆51Updated 5 years ago
• The-OpenROAD-Project / yosys
  Logic synthesis and ABC based optimization
  ☆49Updated last week
• Multimedia-Processing / Digital-Logic-Design
  透過數位邏輯結合VHDL與Verilog的過程，作為從基礎數位邏輯到計算機系統結構，並實作出一顆CPU的教學書籍，希望未來可以成為教學範例檔案。目前將開發轉移到GitLab，因為可以呈現數學與MUL圖。
  ☆16Updated last year
• zhemao / chisel-float
  Floating point modules for CHISEL
  ☆31Updated 10 years ago
• sifive / block-inclusivecache-sifive
  ☆77Updated 2 years ago