RTL + Synthesis + APR
☆11Aug 3, 2025Updated 6 months ago
Alternatives and similar repositories for VLSI_Lab1
Users that are interested in VLSI_Lab1 are comparing it to the libraries listed below
Sorting:
- RTL + Verfication + Synthesis + APR☆11Jul 18, 2018Updated 7 years ago
- This is the mini-tutorial of Computer Vision course (Spring 2021)☆16Aug 3, 2025Updated 6 months ago
- ☆10Sep 7, 2023Updated 2 years ago
- MNSIM version 1.1. We have uploaded a high-level modeling tool and please use this version: https://github.com/Zhu-Zhenhua/MNSIM_Python☆12Dec 12, 2019Updated 6 years ago
- NTHU EE6550 Machine Learning Course Projects (include Maximum A Posteriori Estimation, Linear Regression, Neural Network Image Classifica…☆10Sep 7, 2025Updated 5 months ago
- Deep Learning & VLSI Crash Course for New Members☆40Aug 6, 2025Updated 6 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆10Jun 1, 2021Updated 4 years ago
- ☆13Dec 10, 2022Updated 3 years ago
- ☆13Feb 8, 2021Updated 5 years ago
- Experimental pipeline for FedFace.☆10Jul 6, 2021Updated 4 years ago
- Code needed to reproduce results from my ICLR 2019 paper on fixed-point quantization of the backprop algorithm.☆10Jan 24, 2019Updated 7 years ago
- ☆11Jul 1, 2025Updated 8 months ago
- AI Powered Devtools Extension☆18Jan 8, 2024Updated 2 years ago
- A Simple As Possible RISCV-32I core with debug module.☆42Dec 1, 2019Updated 6 years ago
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated 2 years ago
- ☆11Mar 17, 2021Updated 4 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- ☆10Jan 25, 2023Updated 3 years ago
- BYU Pynq PR Video Pipeline Hardware☆13Oct 2, 2025Updated 5 months ago
- Multi-Task CNN for Pose-Invariant Face Recognition☆12May 17, 2019Updated 6 years ago
- ☆15Jan 8, 2020Updated 6 years ago
- ☆29Jan 7, 2020Updated 6 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Aug 2, 2019Updated 6 years ago
- ☆14Aug 27, 2020Updated 5 years ago
- ☆11Feb 11, 2019Updated 7 years ago
- Contains all labs for EECS 251B for spring 2022☆12Mar 31, 2022Updated 3 years ago
- ☆13Jun 6, 2022Updated 3 years ago
- RedEye is a vision sensor designed to execute early stages of a deep convolutional neural network (ConvNet) in the analog domain. This re…☆14Dec 16, 2016Updated 9 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 5 years ago
- McPAT modeling framework☆12Oct 18, 2014Updated 11 years ago
- This is an implemention of Lee-Moore's Shortest Path Maze Router with multi-sink nets support.☆13Feb 2, 2016Updated 10 years ago
- structured sparsity regularization☆14Oct 12, 2019Updated 6 years ago
- ☆15Mar 6, 2021Updated 4 years ago
- ☆13Nov 25, 2022Updated 3 years ago
- Spike with a coherence supported cache model☆14Jul 9, 2024Updated last year
- Structured clustering for memristive crossbar based neuromorphic architectures☆16Oct 21, 2019Updated 6 years ago
- Simple demo which shows how you can transfer binary files using the Twisted framework.☆17Apr 22, 2010Updated 15 years ago
- Implementation of ADMM-based sparse CNN architecture.☆12Aug 30, 2017Updated 8 years ago