mediaic / VLSI_Lab1Links
RTL + Synthesis + APR
☆11Updated 4 months ago
Alternatives and similar repositories for VLSI_Lab1
Users that are interested in VLSI_Lab1 are comparing it to the libraries listed below
Sorting:
- Deep Learning & VLSI Crash Course for New Members☆40Updated 4 months ago
- RTL + Verfication + Synthesis + APR☆11Updated 7 years ago
- Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]☆12Updated 4 years ago
- ☆13Updated 3 years ago
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆24Updated 7 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆44Updated 6 years ago
- ☆40Updated 2 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 6 years ago
- first-order deep learning accelerator model☆21Updated 8 years ago
- This repo is "NTHU VLSI System Design and Implementation" course project.☆13Updated 8 years ago
- Verilog Implementation of 32-bit Floating Point Adder☆44Updated 5 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆147Updated 5 years ago
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆37Updated last year
- Computer-Aided VLSI System Design☆23Updated last year
- RISC-V ISA based 32-bit processor written in HLS☆16Updated 6 years ago
- ☆72Updated 2 years ago
- ☆14Updated 4 years ago
- Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…☆11Updated 6 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- Discussion Forum for High-Level Synthesis (HLS) Courses in Taiwan.☆56Updated 2 years ago
- ☆10Updated 2 years ago
- Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)☆151Updated last year
- MAERI public release☆31Updated 4 years ago
- CNN accelerator☆27Updated 8 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆40Updated 6 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 9 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆22Updated 4 years ago
- ☆64Updated 5 years ago
- PYNQ demo as seen at FPL 2018☆22Updated 5 years ago
- Aquila: a 32-bit RISC-V processor for Xilinx FPGAs.☆35Updated 2 years ago