mediaic / VLSI_Lab1Links
RTL + Synthesis + APR
☆11Updated 5 months ago
Alternatives and similar repositories for VLSI_Lab1
Users that are interested in VLSI_Lab1 are comparing it to the libraries listed below
Sorting:
- Deep Learning & VLSI Crash Course for New Members☆40Updated 5 months ago
- RTL + Verfication + Synthesis + APR☆11Updated 7 years ago
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆24Updated 7 years ago
- ☆13Updated 3 years ago
- Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]☆12Updated 4 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 6 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆149Updated 6 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆22Updated 4 years ago
- ☆10Updated 2 years ago
- first-order deep learning accelerator model☆22Updated 8 years ago
- ☆14Updated 4 years ago
- Discussion Forum for High-Level Synthesis (HLS) Courses in Taiwan.☆56Updated 2 years ago
- Computer-Aided VLSI System Design☆23Updated last year
- ☆43Updated 2 years ago
- This repo is "NTHU VLSI System Design and Implementation" course project.☆13Updated 8 years ago
- NCTU 2021 Spring Integrated Circuit Design Laboratory☆197Updated 2 years ago
- IC Contest☆42Updated 2 years ago
- Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)☆153Updated last year
- 交通大學iclab 2023 fall☆44Updated last year
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆45Updated 7 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆50Updated 11 months ago
- ☆45Updated 2 years ago
- 紀錄一下自己寫過的所有Lab☆37Updated 2 years ago
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Updated 6 years ago
- ☆10Updated 3 years ago
- MNSIM version 1.1. We have uploaded a high-level modeling tool and please use this version: https://github.com/Zhu-Zhenhua/MNSIM_Python☆12Updated 6 years ago
- ☆71Updated 5 years ago
- ☆72Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Updated 4 years ago
- Verilog Implementation of 32-bit Floating Point Adder☆44Updated 5 years ago