mediaic / VLSI_Lab1Links
RTL + Synthesis + APR
☆11Updated 6 months ago
Alternatives and similar repositories for VLSI_Lab1
Users that are interested in VLSI_Lab1 are comparing it to the libraries listed below
Sorting:
- Deep Learning & VLSI Crash Course for New Members☆40Updated 6 months ago
- RTL + Verfication + Synthesis + APR☆11Updated 7 years ago
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆24Updated 7 years ago
- ☆13Updated 3 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 6 years ago
- IC Contest☆42Updated 2 years ago
- first-order deep learning accelerator model☆22Updated 8 years ago
- ☆10Updated 2 years ago
- Verilog Implementation of 32-bit Floating Point Adder☆46Updated 5 years ago
- Computer-Aided VLSI System Design☆23Updated last year
- This repo is "NTHU VLSI System Design and Implementation" course project.☆13Updated 8 years ago
- ☆14Updated 4 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆45Updated 7 years ago
- ☆72Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆50Updated 11 months ago
- Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…☆11Updated 6 years ago
- 國立陽明交通大學 電子所 積體電路設計實驗 李鎮宜教授☆14Updated 2 years ago
- NTHU CS6135 VLSI Physical Design Automation (2022 Fall)☆18Updated 3 years ago
- MAERI public release☆31Updated 4 years ago
- CNN accelerator☆29Updated 8 years ago
- ☆10Updated 3 years ago
- ☆45Updated 2 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)☆154Updated last year
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆149Updated 6 years ago
- ☆43Updated 2 years ago
- Tutorials on HLS Design☆51Updated 6 years ago
- PYNQ demo as seen at FPL 2018☆22Updated 5 years ago
- Memory Compiler Tutorial☆14Updated 5 years ago