mediaic / VLSI_Lab1Links
RTL + Synthesis + APR
☆11Updated last year
Alternatives and similar repositories for VLSI_Lab1
Users that are interested in VLSI_Lab1 are comparing it to the libraries listed below
Sorting:
- RTL + Verfication + Synthesis + APR☆11Updated 7 years ago
- Deep Learning & VLSI Crash Course for New Members☆38Updated 11 months ago
- MAERI public release☆31Updated 3 years ago
- Useful utilities for BAR projects☆32Updated last year
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆140Updated 5 years ago
- Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…☆11Updated 5 years ago
- Energy-Efficient Inference Accelerator for Memory-Augmented Neural Networks on an FPGA (DATE-19)☆12Updated 4 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆41Updated 6 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 8 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- ☆15Updated 4 years ago
- An implementation of a BinaryConnect network for cifar10☆11Updated 5 years ago
- Provides Spatial with front-end support from popular machine learning frameworks☆33Updated 5 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- ☆37Updated 2 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 5 years ago
- This is a collection of works on neural networks and neural accelerators.☆40Updated 6 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- umbrella project helps you to build up onnc from scratch☆24Updated 3 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆46Updated 4 years ago
- CNN accelerator☆27Updated 8 years ago
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆24Updated 7 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆236Updated last year
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 6 years ago
- HLS branch of Halide☆77Updated 7 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 4 months ago
- Computer-Aided VLSI System Design☆20Updated 8 months ago
- Aquila: a 32-bit RISC-V processor for Xilinx FPGAs.☆32Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago