Alternatives and similar repositories for VLSI_Lab1

Users that are interested in VLSI_Lab1 are comparing it to the libraries listed below

• mediaic / VLSI_Lab2
  RTL + Verfication + Synthesis + APR
  ☆11Updated 6 years ago
• mediaic / Crash_Course_for_New_Members
  Deep Learning & VLSI Crash Course for New Members
  ☆38Updated 9 months ago
• max2468tw / IC_Lab
  NCTU 2018 Spring Integrated Circuit Design Laboratory
  ☆24Updated 6 years ago
• yutongshen / RISC-V_SoC
  ☆36Updated last year
• ramachav / Simple-Neural-Network-Accelerator
  Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…
  ☆11Updated 5 years ago
• albertfan1120 / NTU_CVSD_2021
  Computer-Aided VLSI System Design
  ☆20Updated 7 months ago
• maeri-project / MAERI_bsv_isca2018
  MAERI public release
  ☆31Updated 3 years ago
• ONNC / onnc-umbrella
  umbrella project helps you to build up onnc from scratch
  ☆24Updated 3 years ago
• Ni-ChiTing / IC_contest_cell_based_design
  ☆12Updated 4 years ago
• zli87 / Integrated_Circuit_Design_Laboratory_IC_Lab
  Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.
  ☆23Updated 3 years ago
• EECS-NTNU / bismo
  BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing
  ☆139Updated 5 years ago
• freechipsproject / chisel-testers
  Provides various testers for chisel users
  ☆100Updated 2 years ago
• ayzk / Simulator_CPU
  Pipeline CPU of MIPS architecture with L1 Data Cache by Verilog
  ☆21Updated 4 years ago
• derek8955 / ic_contest
  IC Contest
  ☆35Updated 2 years ago
• XDEv11 / ICLAB-2022-FALL
  ☆37Updated 2 years ago
• ucb-bar / barstools
  Useful utilities for BAR projects
  ☆31Updated last year
• laplaceyc / VLSI_Design-Implementation
  This repo is "NTHU VLSI System Design and Implementation" course project.
  ☆13Updated 8 years ago
• chenhaoc / cnnhwpe
  ☆66Updated 3 years ago
• ahirsharan / 32-Bit-Floating-Point-Adder
  Verilog Implementation of 32-bit Floating Point Adder
  ☆40Updated 5 years ago
• bol-edu / course-lab_1
  Board: PYNQ-Z2, Vitis version: 2022.1
  ☆19Updated 9 months ago
• Michaelvll / RISCV_CPU
  A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL
  ☆83Updated 5 years ago
• eisl-nctu / aquila
  Aquila: a 32-bit RISC-V processor for Xilinx FPGAs.
  ☆30Updated last year
• nietzhuang / RISC-V-SoC-Design
  Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.
  ☆13Updated 3 years ago
• accomdemy / accomdemy_rv32i
  伴伴學 RISC-V RV32I Architecture CPU
  ☆29Updated 2 years ago
• hlslibs / hls_tutorials
  Tutorials on HLS Design
  ☆51Updated 5 years ago
• ucb-bar / dsptools
  A Library of Chisel3 Tools for Digital Signal Processing
  ☆236Updated last year
• johnjohnlin / nicotb
  A lightweight library to perform Python/Verilog co-simulation with Python3.3 coroutine + numpy. The name Nicotb cames from NatIve COrouti…
  ☆21Updated last year
• maltanar / fpga-tidbits
  Chisel components for FPGA projects
  ☆124Updated last year
• yutongshen / RISC-V-Emulator
  ☆30Updated 3 months ago
• pontazaricardo / Verilog_Calculator_Matrix_Multiplication
  This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.
  ☆49Updated 7 years ago