bol-edu / HLS-SOC-Discussions
Discussion Forum for High-Level Synthesis (HLS) Courses in Taiwan.
☆47Updated last year
Alternatives and similar repositories for HLS-SOC-Discussions:
Users that are interested in HLS-SOC-Discussions are comparing it to the libraries listed below
- IC Contest☆25Updated last year
- [NYCU 2021 Spring] Digital Circuits and Systems☆16Updated last year
- ☆31Updated last year
- ☆15Updated last year
- Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)☆100Updated 4 months ago
- ☆11Updated 3 years ago
- ☆21Updated 2 months ago
- 交通大學iclab 2023 fall☆19Updated 3 months ago
- 紀錄一下自己寫過的所有Lab☆24Updated last year
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆24Updated 6 years ago
- Computer-Aided VLSI System Design☆17Updated 3 months ago
- 國立陽明交通大學 電子所 積體電路設計實驗 李鎮宜教授☆12Updated last year
- 超詳細 ICLAB 2024 Spring 修課心得 & 修課指南,含資源整理☆52Updated 2 weeks ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆27Updated last year
- NCTU 2021 Spring Integrated Circuit Design Laboratory☆173Updated last year
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆29Updated 2 years ago
- This repo is "NTHU VLSI System Design and Implementation" course project.☆11Updated 7 years ago
- ☆99Updated 4 years ago
- Convolutional Neural Network RTL-level Design☆42Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆136Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆175Updated last year
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆137Updated 7 months ago
- ☆28Updated 4 months ago
- 透過數位邏輯結合VHDL與Verilog的過程,作為從基礎數位邏輯到計算機系統結構,並實作出一顆CPU的教學書籍,希望未來可以成為教學範例檔案。目前將開發轉移到GitLab,因為可以呈現數學與MUL圖。☆16Updated last year
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆12Updated 8 months ago
- ☆15Updated last month
- 楊家驤老師的"電腦輔助積體電路系統設計"作業(CVSD)☆29Updated 3 months ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆141Updated 10 months ago
- Deep Learning Accelerator (Convolution Neural Networks)☆170Updated 7 years ago
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆12Updated 2 years ago