bol-edu / HLS-SOC-DiscussionsView external linksLinks
Discussion Forum for High-Level Synthesis (HLS) Courses in Taiwan.
☆56Sep 5, 2023Updated 2 years ago
Alternatives and similar repositories for HLS-SOC-Discussions
Users that are interested in HLS-SOC-Discussions are comparing it to the libraries listed below
Sorting:
- ☆21Apr 8, 2025Updated 10 months ago
- ☆15Sep 24, 2023Updated 2 years ago
- Board: PYNQ-Z2, Vitis version: 2022.1☆21Sep 2, 2024Updated last year
- Post-quantum cryptography (PQC) - Falcon☆13Apr 15, 2025Updated 9 months ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆13Feb 16, 2024Updated last year
- ☆30Jul 9, 2023Updated 2 years ago
- ☆23Mar 27, 2022Updated 3 years ago
- ☆21Feb 11, 2022Updated 4 years ago
- ☆10Mar 4, 2025Updated 11 months ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆26Apr 11, 2022Updated 3 years ago
- 楊家驤老師的"電腦輔助積體電路系統設計"作業(CVSD)☆40Oct 6, 2024Updated last year
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- The official re-implementation of the Neurips 2021 paper, "Targeted Neural Dynamical Modeling".☆10Mar 4, 2022Updated 3 years ago
- Design of High-Level Synthesis of Xilinx FFT IP core via FFT library☆13Jul 17, 2023Updated 2 years ago
- mechatronics firmware☆13Apr 14, 2025Updated 10 months ago
- Code repository for my articles on blogs.embarcadero.com and pythongui.org.☆13Feb 6, 2025Updated last year
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 6 years ago
- VHDL sources for a BT.656 to axi4-stream converter☆11Mar 20, 2023Updated 2 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- Time management library for embedded devices☆12Apr 21, 2019Updated 6 years ago
- 題目練習☆13Sep 29, 2022Updated 3 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆15Nov 18, 2025Updated 2 months ago
- ☆16Updated this week
- This repository contains tutorial code and supplementary note for point cloud processing.☆12Aug 5, 2023Updated 2 years ago
- ☆10Oct 18, 2024Updated last year
- Trabajo de Fin de Grado. Grado en Física.☆13Oct 7, 2018Updated 7 years ago
- OpenMV Camera Module☆10Apr 6, 2023Updated 2 years ago
- SDR-Transceiver☆10Dec 30, 2019Updated 6 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- ☆13Dec 10, 2022Updated 3 years ago
- This repository contains MATLAB code which can be used to generate simulink model and HDL code for implementation on FPGA. Since HDL code…☆13May 6, 2020Updated 5 years ago
- Official Repo for "Multi-objective Differentiable Neural Architecture Search"☆15Jul 12, 2024Updated last year
- GSI Timing Gateware and Tools☆14Feb 6, 2026Updated last week