Alternatives and similar repositories for HLS-SOC-Discussions

Users that are interested in HLS-SOC-Discussions are comparing it to the libraries listed below

• derek8955 / ic_contest
  IC Contest
  ☆42Updated 2 years ago
• max410011 / IC-Contest
  ☆20Updated 2 years ago
• Ni-ChiTing / IC_contest_cell_based_design
  ☆14Updated 4 years ago
• bol-edu / 2022-fall-ntu
  ☆36Updated last year
• albertfan1120 / NTU_CVSD_2021
  Computer-Aided VLSI System Design
  ☆23Updated last year
• hankshyu / ICLab-2023
  Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)
  ☆153Updated last year
• Baechu44 / ic_contest
  ☆10Updated last year
• lirui-shanghaitech / CNN-Accelerator-VLSI
  Convolutional accelerator kernel, target ASIC & FPGA
  ☆241Updated 2 years ago
• yutongshen / RISC-V_SoC
  ☆45Updated 2 years ago
• krz-max / Digital-Circuits-and-Systems
  [NYCU 2021 Spring] Digital Circuits and Systems
  ☆22Updated 2 years ago
• suoglu / Fixed-Floating-Point-Adder-Multiplier
  16-bit Adder Multiplier hardware on Digilent Basys 3
  ☆83Updated 2 years ago
• cathalmccabe / PYNQ_tutorials
  ☆104Updated 2 years ago
• max2468tw / IC_Lab
  NCTU 2018 Spring Integrated Circuit Design Laboratory
  ☆24Updated 7 years ago
• suchuankai / IC-contest
  IC-contest 2012~2024
  ☆22Updated last year
• suchuankai / CNN-hw-accelerator
  CNN hardware accelerator to accelerate quantized LeNet-5 model
  ☆42Updated 2 years ago
• FedericoSerafini / HLS-CNN
  High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.
  ☆41Updated last year
• BoooC / NYCU_ICLAB_2024_FALL
  ☆33Updated 3 weeks ago
• thousrm / universal_NPU-CNN_accelerator
  hardware design of universal NPU(CNN accelerator) for various convolution neural network
  ☆161Updated 10 months ago
• karthisugumar / CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2
  A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…
  ☆179Updated 6 years ago
• debtanu09 / systolic_array_matrix_multiplier
  This is a verilog implementation of 4x4 systolic array multiplier
  ☆76Updated 5 years ago
• Xilinx / xup_high_level_synthesis_design_flow
  AMD University Program HLS tutorial
  ☆124Updated last year
• Xilinx / finn-hlslib
  Vitis HLS Library for FINN
  ☆213Updated 3 weeks ago
• maomran / softmax
  Verilog implementation of Softmax function
  ☆78Updated 3 years ago
• NCTUTHEBEST / ICLAB_2023_FALL
  紀錄一下自己寫過的所有Lab
  ☆37Updated 2 years ago
• gnodipac886 / ViT-FPGA-TPU
  FPGA based Vision Transformer accelerator (Harvard CS205)
  ☆146Updated 11 months ago
• ac-optimus / Convolution-using-systolic-arrays
  ☆72Updated 7 years ago
• arasi15 / CNN-Accelerator-Implementation-based-on-Eyerissv2
  ☆124Updated 5 years ago
• kevin861222 / NYCU-ICLAB-2024-Spring
  超詳細 ICLAB 2024 Spring 修課心得 & 修課指南，含資源整理
  ☆115Updated 9 months ago
• kerryliukk / NTHU-ICLAB
  清華大學 | 積體電路設計實驗 (IC LAB) | 110上
  ☆47Updated 3 years ago
• 8krisv / CNN-ACCELERATOR
  Hardware accelerator for convolutional neural networks
  ☆64Updated 3 years ago