Discussion Forum for High-Level Synthesis (HLS) Courses in Taiwan.
☆56Sep 5, 2023Updated 2 years ago
Alternatives and similar repositories for HLS-SOC-Discussions
Users that are interested in HLS-SOC-Discussions are comparing it to the libraries listed below
Sorting:
- ☆21Apr 8, 2025Updated 11 months ago
- ☆15Sep 24, 2023Updated 2 years ago
- Board: PYNQ-Z2, Vitis version: 2022.1☆21Sep 2, 2024Updated last year
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆15Feb 16, 2024Updated 2 years ago
- Post-quantum cryptography (PQC) - Falcon☆15Apr 15, 2025Updated 10 months ago
- ☆30Jul 9, 2023Updated 2 years ago
- ☆23Mar 27, 2022Updated 3 years ago
- Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)☆156Sep 9, 2024Updated last year
- ☆10Aug 30, 2024Updated last year
- ☆21Feb 11, 2022Updated 4 years ago
- ☆10Mar 4, 2025Updated last year
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated last year
- ☆29May 5, 2022Updated 3 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆27Apr 11, 2022Updated 3 years ago
- 楊家驤老師的"電腦輔助積體電路系統設計"作業(CVSD)☆42Oct 6, 2024Updated last year
- Bit-Office is a real office for your AI agents. Agents communicate, collaborate, and work together like a real team. Assign tasks, coord…☆55Updated this week
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- This repository contains tutorial code and supplementary note for point cloud processing.☆12Aug 5, 2023Updated 2 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- Convert Xilinx FPGA bitstream from the .bit format (as generated by Vivado) into the .bin format (as expected by Linux fpga_manager)☆14Sep 5, 2023Updated 2 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- Trabajo de Fin de Grado. Grado en Física.☆13Oct 7, 2018Updated 7 years ago
- Code repository for my articles on blogs.embarcadero.com and pythongui.org.☆13Feb 6, 2025Updated last year
- Time management library for embedded devices☆12Apr 21, 2019Updated 6 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Design of High-Level Synthesis of Xilinx FFT IP core via FFT library☆14Jul 17, 2023Updated 2 years ago
- ☆10Oct 18, 2024Updated last year
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 7 years ago
- mechatronics firmware☆13Apr 14, 2025Updated 10 months ago
- ☆17Updated this week
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 2 years ago
- The official re-implementation of the Neurips 2021 paper, "Targeted Neural Dynamical Modeling".☆10Mar 4, 2022Updated 4 years ago
- ☆14Jan 22, 2026Updated last month