suchuankai / IC-contestLinks
IC-contest 2012~2024
☆22Updated last year
Alternatives and similar repositories for IC-contest
Users that are interested in IC-contest are comparing it to the libraries listed below
Sorting:
- ☆14Updated 4 years ago
- IC Contest☆42Updated 2 years ago
- ☆10Updated last year
- [NYCU 2021 Spring] Digital Circuits and Systems☆22Updated 2 years ago
- 紀錄一下自己寫過的所有Lab☆37Updated 2 years ago
- ☆20Updated 2 years ago
- 交通大學iclab 2023 fall☆44Updated last year
- ☆33Updated 3 weeks ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆42Updated 2 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆47Updated 3 years ago
- 超詳細 ICLAB 2024 Spring 修課心得 & 修課指南,含資源整理☆115Updated 9 months ago
- ☆43Updated 2 years ago
- 國立陽明交通大學 電子所 積體電路設計實驗 李鎮宜教授☆14Updated 2 years ago
- ☆11Updated last year
- This repo is "NTHU VLSI System Design and Implementation" course project.☆13Updated 8 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆241Updated 2 years ago
- Computer-Aided VLSI System Design☆23Updated last year
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆131Updated 6 months ago
- 交大電子所-積體電路實驗設計-李鎮宜教授☆14Updated last year
- ASIC Verification at 2022 Spring. This course only use SystemVerilog, did not use UVM.☆19Updated 2 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆227Updated last year
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆39Updated last year
- ☆14Updated 3 years ago
- Discussion Forum for High-Level Synthesis (HLS) Courses in Taiwan.☆56Updated 2 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆154Updated 8 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆179Updated 6 years ago
- NYCU ICLAB 2025 spring codes & 心得☆19Updated last month
- IC implementation of Systolic Array for TPU☆327Updated last year
- Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)☆153Updated last year
- verilog实现systolic array及配套IO☆11Updated last year