suchuankai / IC-contestLinks
IC-contest 2012~2024
☆21Updated last year
Alternatives and similar repositories for IC-contest
Users that are interested in IC-contest are comparing it to the libraries listed below
Sorting:
- ☆14Updated 4 years ago
- IC Contest☆42Updated 2 years ago
- [NYCU 2021 Spring] Digital Circuits and Systems☆21Updated last year
- 紀錄一下自己寫過的所有Lab☆38Updated last year
- ☆10Updated last year
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆46Updated 3 years ago
- ☆20Updated 2 years ago
- 交通大學iclab 2023 fall☆44Updated last year
- Computer-Aided VLSI System Design☆23Updated last year
- ☆11Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆236Updated 2 years ago
- ☆31Updated 2 months ago
- ☆43Updated 2 years ago
- 國立陽明交通大學 電子所 積體電路設計實驗 李鎮宜教授☆14Updated 2 years ago
- 超詳細 ICLAB 2024 Spring 修課心得 & 修課指南，含資源整理☆114Updated 8 months ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆41Updated 2 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆37Updated last year
- 交大電子所-積體電路實驗設計-李鎮宜教授☆14Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆177Updated 6 years ago
- IC implementation of Systolic Array for TPU☆314Updated last year
- ☆27Updated 2 months ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆122Updated 4 months ago
- This repo is "NTHU VLSI System Design and Implementation" course project.☆13Updated 8 years ago
- ASIC Verification at 2022 Spring. This course only use SystemVerilog, did not use UVM.☆19Updated 2 years ago
- ☆14Updated 3 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- NYCU ICLAB 2025 spring codes & 心得☆18Updated 3 months ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆39Updated 3 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆143Updated 7 months ago
- verilog实现systolic array及配套IO☆10Updated last year