openrisc / openOCD
openOCD including OpenRISC with adv_debug_sys
☆16Updated 10 years ago
Related projects ⓘ
Alternatives and complementary repositories for openOCD
- The OpenRISC 1000 architectural simulator☆72Updated 2 months ago
- uRV RISC-V core☆16Updated 9 years ago
- Freecores website☆19Updated 7 years ago
- u-boot-xarm from xilinx git repo with Digilent additions☆31Updated 3 months ago
- An open-source VHDL library for FPGA design.☆31Updated 2 years ago
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆18Updated 11 years ago
- AVR Core☆12Updated 10 years ago
- LatticeMico32 soft processor☆102Updated 10 years ago
- Revision Control Labs and Materials☆23Updated 6 years ago
- turbo 8051☆28Updated 7 years ago
- UART 16550 core☆30Updated 10 years ago
- ☆80Updated 7 years ago
- ZPUino HDL implementation☆89Updated 6 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆58Updated 5 years ago
- usb-jtag - Altera USB Blaster Emulation with a FX2☆69Updated 3 years ago
- Verilog Repository for GIT☆29Updated 3 years ago
- Repository and Wiki for Chip Hack events.☆50Updated 3 years ago
- Small footprint and configurable JESD204B core☆40Updated last month
- Everything to do with the XuLA2 FPGA board: schematics, layout, firmware, example FPGA designs, documentation, etc.☆52Updated 9 years ago
- Projects for the Scarab Minispartan6+ FPGA board☆13Updated 9 years ago
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17Updated 11 years ago
- FPGA USB 1.1 Low-Speed Implementation☆33Updated 6 years ago
- OpenRISC Tutorials☆40Updated 3 months ago
- CMod-S6 SoC☆36Updated 6 years ago
- USB 1.1 Device IP Core☆18Updated 7 years ago
- Source code for reference designs applications☆22Updated 7 months ago
- Eclipse based IDE for RISC-V bare metal software development.☆19Updated 5 years ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆34Updated 2 years ago
- A minimal makefile build environment for Xilinx FPGAs☆21Updated 3 years ago