Alternatives and similar repositories for openOCD

Users that are interested in openOCD are comparing it to the libraries listed below

• freecores / freecores.github.io
  Freecores website
  ☆19Updated 8 years ago
• openrisc / tutorials
  OpenRISC Tutorials
  ☆42Updated this week
• altera-fpga / linux-refdesigns
  Source code for reference designs applications
  ☆22Updated 3 months ago
• twlostow / urv-core
  uRV RISC-V core
  ☆18Updated 9 years ago
• RISCV-on-Microsemi-FPGA / SoftConsole
  Eclipse based IDE for RISC-V bare metal software development.
  ☆18Updated 5 years ago
• m-labs / lm32
  LatticeMico32 soft processor
  ☆106Updated 10 years ago
• VLSI-EDA / PoC-Examples
  This repository contains synthesizable examples which use the PoC-Library.
  ☆37Updated 4 years ago
• ZipCPU / s6soc
  CMod-S6 SoC
  ☆42Updated 7 years ago
• Des333 / soc-fpga2sdram-test
  Testing FPGA2SDRAM interface on Altera Cyclone V SoC
  ☆14Updated 10 years ago
• DangerousPrototypes / Bus_Blaster
  ☆52Updated 2 years ago
• freecores / turbo8051
  turbo 8051
  ☆29Updated 7 years ago
• Galland / LEON2
  LEON2 SPARC CPU IP core LGPL by Gaisler Research
  ☆18Updated 12 years ago
• pmaupin / playtag
  Automatically exported from code.google.com/p/playtag
  ☆13Updated 2 years ago
• mithro / ixo-usb-jtag
  usb-jtag - Altera USB Blaster Emulation with a FX2
  ☆70Updated 3 years ago
• enjoy-digital / litejesd204b
  Small footprint and configurable JESD204B core
  ☆44Updated last month
• Xilinx / libmetal
  an abstraction layer across user-space Linux, baremetal, and RTOS environments
  ☆24Updated last month
• fractalclone / zephyr-riscv
  Zephyr port to riscv architecture
  ☆24Updated 7 years ago
• CospanDesign / nysa-verilog
  Verilog Repository for GIT
  ☆33Updated 4 years ago
• Xilinx / revCtrl
  Revision Control Labs and Materials
  ☆24Updated 7 years ago
• TI-Bonn / vercolib_pcie
  VHDL PCIe Transceiver
  ☆28Updated 4 years ago
• wware / myblaze
  MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…
  ☆17Updated 12 years ago
• barawn / xvcd-anita
  XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.
  ☆18Updated 4 years ago
• CospanDesign / nysa-sata
  ☆85Updated 8 years ago
• myriadrf / LimeSDR-PCIe_GW
  Altera Cyclone IV FPGA project for the PCIe LimeSDR board
  ☆39Updated 2 years ago
• azonenberg / antikernel-ipcores
  FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations
  ☆64Updated last month
• alvieboy / ZPUino-HDL
  ZPUino HDL implementation
  ☆90Updated 6 years ago
• freecores / avr_core
  AVR Core
  ☆12Updated 10 years ago
• AnttiLukats / HackaZynq
  Open Source ZYNQ Board
  ☆31Updated 9 years ago
• noasic / noasic
  An open-source VHDL library for FPGA design.
  ☆31Updated 3 years ago
• openrisc / or1ksim
  The OpenRISC 1000 architectural simulator
  ☆76Updated 2 months ago