Alternatives and similar repositories for openOCD:

Users that are interested in openOCD are comparing it to the libraries listed below

• alvieboy / ZPUino-HDL
  ZPUino HDL implementation
  ☆89Updated 6 years ago
• m-labs / lm32
  LatticeMico32 soft processor
  ☆104Updated 10 years ago
• openrisc / tutorials
  OpenRISC Tutorials
  ☆41Updated 6 months ago
• altera-opensource / linux-refdesigns
  Source code for reference designs applications
  ☆22Updated 10 months ago
• pbing / USB
  FPGA USB 1.1 Low-Speed Implementation
  ☆33Updated 6 years ago
• openrisc / or1ksim
  The OpenRISC 1000 architectural simulator
  ☆73Updated 5 months ago
• CospanDesign / nysa-verilog
  Verilog Repository for GIT
  ☆31Updated 3 years ago
• swetland / jtag
  simple commandline jtag stuff
  ☆33Updated 6 years ago
• Xilinx / revCtrl
  Revision Control Labs and Materials
  ☆23Updated 7 years ago
• mithro / ixo-usb-jtag
  usb-jtag - Altera USB Blaster Emulation with a FX2
  ☆70Updated 3 years ago
• Paebbels / PicoBlaze-Library
  The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…
  ☆35Updated 4 years ago
• timvideos / HDMI2USB-numato-opsis-sample-code
  Example code for the Numato Opsis board, the first HDMI2USB production board.
  ☆49Updated 6 years ago
• DangerousPrototypes / Bus_Blaster
  ☆51Updated last year
• Elphel / vdt-plugin
  mirror of https://git.elphel.com/Elphel/vdt-plugin
  ☆15Updated 7 years ago
• myriadrf / LimeSDR-PCIe_GW
  Altera Cyclone IV FPGA project for the PCIe LimeSDR board
  ☆38Updated 2 years ago
• twlostow / urv-core
  uRV RISC-V core
  ☆16Updated 9 years ago
• antmicro / usb-test-suite-build
  Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores
  ☆50Updated last year
• Galland / LEON2
  LEON2 SPARC CPU IP core LGPL by Gaisler Research
  ☆18Updated 11 years ago
• subutai-attic / liquid-router
  The Subutai™ Router open hardware project sources.
  ☆13Updated 7 years ago
• micro-FPGA / engine-V
  SoftCPU/SoC engine-V
  ☆54Updated last year
• freecores / freecores.github.io
  Freecores website
  ☆19Updated 8 years ago
• enjoy-digital / daisho
  Test of the USB3 IP Core from Daisho on a Xilinx device
  ☆86Updated 5 years ago
• magro732 / OpenRIO
  Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.
  ☆34Updated 7 years ago
• esynr3z / usb20dev
  USB 2.0 FS Device controller IP core written in SystemVerilog
  ☆33Updated 6 years ago
• jlublin / xvcd_server
  Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters
  ☆11Updated 11 years ago
• VLSI-EDA / PoC-Examples
  This repository contains synthesizable examples which use the PoC-Library.
  ☆36Updated 4 years ago
• CospanDesign / nysa-sata
  ☆82Updated 7 years ago
• ZipCPU / s6soc
  CMod-S6 SoC
  ☆37Updated 7 years ago
• xesscorp / XuLA2
  Everything to do with the XuLA2 FPGA board: schematics, layout, firmware, example FPGA designs, documentation, etc.
  ☆52Updated 9 years ago
• gtjennings1 / HyperBUS
  A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs
  ☆61Updated 6 years ago