maxeler / maxpower
☆16Updated this week
Related projects: ⓘ
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆15Updated 2 years ago
- Architect's workbench☆9Updated 8 years ago
- Xilinx Modifications to Halide☆9Updated 3 years ago
- ☆22Updated 8 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 3 weeks ago
- Integration test for entire CGRA flow☆12Updated 4 years ago
- The test suite for the Xyce Parallel Electronic Simulator☆20Updated 4 months ago
- ☆15Updated 8 years ago
- AI Accelerators-SC23-tutorial Repository☆11Updated 10 months ago
- The Shang high-level synthesis framework☆118Updated 10 years ago
- "mmult" example using SDSoC for PYNQ board☆11Updated 7 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Updated 6 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆55Updated 4 years ago
- High-Performance Reproducible BLAS using posit arithmetic☆12Updated 2 years ago
- A C++ template library for FPGAs on top of Xilinx Vivado HLS☆14Updated 7 years ago
- ☆15Updated 3 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆17Updated 8 years ago
- Orio is an open-source extensible framework for the definition of domain-specific languages and generation of optimized code for multiple…☆36Updated 2 years ago
- ☆19Updated this week
- PYNQ DMA benchmark project☆11Updated 7 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆32Updated 6 years ago
- High-level synthesis Integer library☆9Updated 2 years ago
- ☆24Updated 8 years ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆11Updated 8 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆19Updated last week
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆17Updated this week
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Updated last year
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆62Updated 4 years ago
- Custom BLAS and LAPACK Cross-Compilation Framework for RISC-V☆17Updated 4 years ago