walkerning / nics_fix_pytorch
pytorch fixed point training tool/framework
☆34Updated 4 years ago
Alternatives and similar repositories for nics_fix_pytorch:
Users that are interested in nics_fix_pytorch are comparing it to the libraries listed below
- Simulator for BitFusion☆97Updated 4 years ago
- ☆70Updated 5 years ago
- Residual Binarized Neural Network☆43Updated 6 years ago
- MNSIM_Python_v1.0. The former circuits-level version link: https://github.com/Zhu-Zhenhua/MNSIM_V1.1☆34Updated last year
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 5 years ago
- ☆33Updated 5 years ago
- DAC System Design Contest 2020☆29Updated 4 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- Approximate layers - TensorFlow extension☆27Updated 11 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆91Updated 3 years ago
- first-order deep learning accelerator model☆18Updated 7 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆21Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆36Updated 4 years ago
- A general framework for optimizing DNN dataflow on systolic array☆34Updated 4 years ago
- ☆71Updated 2 years ago
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Updated 5 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- ☆33Updated 3 years ago
- BSQ: Exploring Bit-Level Sparsity for Mixed-Precision Neural Network Quantization (ICLR 2021)☆40Updated 4 years ago
- The second place winner for DAC-SDC 2020☆97Updated 2 years ago
- Static Block Floating Point Quantization for CNN☆32Updated 3 years ago
- My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …☆48Updated 2 years ago
- ☆53Updated 5 years ago
- ☆28Updated 5 years ago
- ☆39Updated 8 months ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 2 years ago
- ☆19Updated 4 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- ☆32Updated 4 years ago