walkerning / nics_fix_pytorchLinks
pytorch fixed point training tool/framework
☆34Updated 4 years ago
Alternatives and similar repositories for nics_fix_pytorch
Users that are interested in nics_fix_pytorch are comparing it to the libraries listed below
Sorting:
- Simulator for BitFusion☆100Updated 4 years ago
- ☆71Updated 5 years ago
- MNSIM_Python_v1.0. The former circuits-level version link: https://github.com/Zhu-Zhenhua/MNSIM_V1.1☆34Updated last year
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 6 years ago
- DAC System Design Contest 2020☆29Updated 4 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- ☆19Updated 4 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- Approximate layers - TensorFlow extension☆27Updated last month
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Updated 6 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆139Updated 5 years ago
- ☆33Updated 3 years ago
- ☆34Updated 4 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 6 years ago
- My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …☆51Updated 2 years ago
- ☆71Updated 2 years ago
- ☆41Updated 11 months ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- ☆33Updated 6 years ago
- A general framework for optimizing DNN dataflow on systolic array☆36Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆51Updated 7 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- BSQ: Exploring Bit-Level Sparsity for Mixed-Precision Neural Network Quantization (ICLR 2021)☆40Updated 4 years ago
- ☆28Updated 5 years ago
- Eyeriss chip simulator☆36Updated 5 years ago
- ☆14Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆36Updated 6 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆138Updated last week
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated last month