☆30Dec 22, 2020Updated 5 years ago
Alternatives and similar repositories for ovio_core
Users that are interested in ovio_core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An embeddable FPGA SoM designed for high-speed audio and USB applications.☆28Mar 9, 2026Updated 2 months ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- Fully Automated line of USB-C PD PPS boards☆19Aug 24, 2020Updated 5 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32May 15, 2023Updated 3 years ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ULPI Link Wrapper (USB Phy Interface)☆37May 3, 2020Updated 6 years ago
- FPGA code for NeTV2☆16Dec 3, 2018Updated 7 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆93Nov 7, 2024Updated last year
- Experimental Lattice ECP5-driven Data Center Security Communication Module☆21Jul 22, 2024Updated last year
- A simple (audio) synthesizer on the iCEBreaker FPGA.☆27Jan 26, 2020Updated 6 years ago
- WCH CH569 SerDes Reverse Engineering☆30Aug 13, 2022Updated 3 years ago
- Artix7 SOM☆20Sep 9, 2024Updated last year
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45May 25, 2025Updated last year
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Fault Injection Automatic Test Equipment☆15Nov 22, 2021Updated 4 years ago
- EVEREST: e-Versatile Research Stick for peoples☆37Apr 12, 2023Updated 3 years ago
- Ultimate ECP5 development board☆117Jul 4, 2019Updated 6 years ago
- ☆116Jan 22, 2023Updated 3 years ago
- GsD style kicad Libraries☆11Apr 4, 2020Updated 6 years ago
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- USB3 super speed development board useful as FPGA expansion based on WCH-Tech CH569☆30Dec 20, 2022Updated 3 years ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆132Jul 17, 2021Updated 4 years ago
- Logicbone ECP5 Development Board☆123Jun 27, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- Another world port ESP32 TTGO VGA32 v1.4☆13Sep 23, 2024Updated last year
- Analog and RF blocks on Skywaters 130nm☆11Jul 30, 2022Updated 3 years ago
- ☆31Aug 6, 2021Updated 4 years ago
- Bitstream relocation and manipulation tool.☆53Feb 20, 2026Updated 3 months ago
- ☆38Dec 29, 2022Updated 3 years ago
- Files for Articles written by MacroFab for the Engineering Blog.☆19Jul 17, 2019Updated 6 years ago
- Couple of scripts which checks length matching of your KiCad design.☆26Nov 27, 2016Updated 9 years ago
- A command line tool to make working with registers easier.☆15Mar 6, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe☆11May 16, 2026Updated last week
- Board definition files and initial example programs☆21Aug 7, 2021Updated 4 years ago
- X Band Transmitter☆20Sep 24, 2018Updated 7 years ago
- Arduino demo for SSD1306 I2C display + MPU-6050 accelerometer.☆10Feb 4, 2019Updated 7 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆15Feb 22, 2019Updated 7 years ago
- Use ECP5 JTAG port to interact with user design☆33Jul 23, 2021Updated 4 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Mar 10, 2024Updated 2 years ago