korken89 / ovio_coreLinks
☆28Updated 4 years ago
Alternatives and similar repositories for ovio_core
Users that are interested in ovio_core are comparing it to the libraries listed below
Sorting:
- verilog core for ws2812 leds☆33Updated 3 years ago
- Low-cost ECP5 FPGA development board☆77Updated 4 years ago
- Development board for Lattice Crosslink-NX 72QFN☆29Updated 4 years ago
- EVEREST: e-Versatile Research Stick for peoples☆36Updated 2 years ago
- KiCad bus length matching script.☆31Updated last year
- ICE40 8K FPGA / STM32F4 development system☆61Updated 7 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆81Updated 3 years ago
- My pergola FPGA projects☆30Updated 4 years ago
- ☆29Updated 3 years ago
- I want to learn [n]Migen.☆42Updated 5 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆68Updated 2 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated 8 months ago
- PMOD boards for ULX3S☆44Updated last year
- CRUVI Standard Specifications☆19Updated last year
- ICE40 FPGA Cape for Beaglebone☆51Updated 4 years ago
- A curated list of Open Source PMOD boards☆44Updated 5 years ago
- Take control of your Colorlight FPGA board with LiteX/LiteEth :)☆104Updated last year
- ☆64Updated 5 years ago
- Ethernet PHY PMOD (Microchip LAN8720A PHY)☆44Updated 3 years ago
- Graded exercises for nMigen (WIP)☆55Updated 4 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 7 months ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- Small, but powerful FPGA development board based on the Lattice ECP5.☆73Updated 6 years ago
- PCB for ULX4M FPGA R&D board☆52Updated 3 months ago
- Tools to make life easier for PCB design with BGA's☆46Updated 5 years ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆38Updated 3 years ago
- Ultimate ECP5 development board☆111Updated 6 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago