lukehsiao / ee_qualsLinks
Resources and guide for preparing for Stanford's electrical engineering qualification exams.
☆24Updated 5 years ago
Alternatives and similar repositories for ee_quals
Users that are interested in ee_quals are comparing it to the libraries listed below
Sorting:
- ☆14Updated 5 years ago
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆17Updated last year
- ☆94Updated 6 years ago
- Open source EDA chip design flow☆51Updated 8 years ago
- The Berkeley Model and Algorithm Prototyping Platform☆21Updated 11 months ago
- High Throughput Image Filters on FPGAs☆14Updated 8 years ago
- Training a deep FCN network in PyTorch to route circuit layouts☆67Updated 2 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- Binary Neural Network on IceStick FPGA.☆52Updated 7 years ago
- IP prototyping in FPGA hardware☆18Updated 7 years ago
- Package for performing fixed-point, arbitrary-precision arithmetic in Python.☆66Updated last year
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Updated 2 years ago
- An open multiple patterning framework☆80Updated last year
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- ASTRAN - Automatic Synthesis of Transistor Networks☆65Updated 3 years ago
- ☆27Updated 4 years ago
- ☆21Updated 2 years ago
- Python interface to FPGA interchange format☆41Updated 3 years ago
- Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"☆27Updated 6 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆34Updated 5 months ago
- Collection of Papers and Trials on Deep Learning to aid EE design☆45Updated 5 years ago
- Automatic generation of real number models from analog circuits☆47Updated last year
- Posit Arithmetic Cores generated with FloPoCo☆26Updated last year
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 5 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 6 months ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆18Updated 2 years ago
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆12Updated 6 years ago
- Custom BLAS and LAPACK Cross-Compilation Framework for RISC-V☆18Updated 5 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- LibreSilicon's Standard Cell Library Generator☆21Updated 2 weeks ago