HLS-based Xilinx ICAP3 Controller (tested with VCU108)
☆11Jan 18, 2020Updated 6 years ago
Alternatives and similar repositories for fpga_icap_hls
Users that are interested in fpga_icap_hls are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OPAE porting to Xilinx FPGA devices.☆40Aug 5, 2020Updated 6 years ago
- A kernel-level NVM emulator on bare-metal x86☆10Mar 22, 2021Updated 5 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆31Apr 25, 2016Updated 10 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆28May 2, 2017Updated 9 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆15Jun 1, 2017Updated 9 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- 在FPGA上实现SRIO收发控制器☆11Sep 30, 2022Updated 4 years ago
- ☆35Jan 21, 2021Updated 5 years ago
- ☆21Jan 31, 2026Updated 9 months ago
- The official repository of the local FPGA Development Kit.☆22Apr 30, 2019Updated 7 years ago
- Virtio implementation in SystemVerilog☆50Jan 23, 2018Updated 8 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- Verilog re-implementation of the famous CAPCOM arcade game☆29Jan 25, 2019Updated 7 years ago
- ☆27Mar 27, 2020Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- P4 compatible HLS modules☆11Apr 23, 2018Updated 8 years ago
- ☆10Nov 16, 2022Updated 3 years ago
- BlackParrot on Zynq☆56Jun 17, 2026Updated 4 months ago
- Repo of James Molloy OS Tutorial☆10Dec 15, 2018Updated 7 years ago
- Nope☆12Jan 26, 2025Updated last year
- CAPI SNAP Framework Hardware and Software☆112May 4, 2021Updated 5 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆36Jul 15, 2024Updated 2 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Virtio front-end and back-end bridge, implemented with FPGA.☆30Sep 16, 2020Updated 6 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- c++ bmp image library☆13Dec 29, 2024Updated last year
- ☆25May 26, 2021Updated 5 years ago
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 7 years ago
- LibreCores Web Site☆36Jan 7, 2023Updated 3 years ago
- Computational Storage Device based on the open source project OpenSSD.☆33Oct 25, 2020Updated 6 years ago
- 使用纯C语言实现sift特征匹配(on going)☆12May 16, 2018Updated 8 years ago
- ☆15Feb 25, 2017Updated 9 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Extracting the dense depth map from plenoptic camera (Lytro)☆20Mar 19, 2018Updated 8 years ago
- Lightweight unit testing framework for C/C++ projects. Suitable for embedded devices.☆20Feb 21, 2017Updated 9 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆26Oct 15, 2023Updated 3 years ago
- ☆12Feb 22, 2024Updated 2 years ago
- Clock Fault Injector - Clock Glitching Attack with Chipwhisperer☆10Dec 26, 2024Updated last year
- A toolbox for simulating cochlear implant signal processing and the perception of sound by implant recipients.☆29Jan 26, 2021Updated 5 years ago
- Towards an Automated Triple Modular Redundancy (TMR) EDA flow for Yosys.☆12Aug 17, 2026Updated 2 months ago
Are these results useful?