32位单精度浮点数加法器和除法器是用于执行符合IEEE 754标准的浮点数加法、除法运算的数字电路。这样的电路设计在现代计算机系统中扮演着重要角色，特别是在处理需要高精度计算的任务时。这个小项目实现了一个符合IEEE 754 单精度浮点数标准（32 位）的浮点数加法器与除法器的完整设计。该设计的目标是通过Verilog分别实现能够处理两输入浮点数的加法和除法运算模块。
☆15Aug 14, 2025Updated last year
Alternatives and similar repositories for 32-bit-FP-Adder-and-Divider
Users that are interested in 32-bit-FP-Adder-and-Divider are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- A RTL Synthesizer that can convert Verilog HDL into transistor-level netlist which can be simulated by Spice☆13Jan 4, 2025Updated last year
- UART verification using UVM with functional coverage, scoreboard, and test scenarios, simulated on QuestaSim.☆15Feb 26, 2025Updated last year
- In this realtime car detection we are using YOLOV8 model also known as Ultralytics, for the detection of vehicles and deep_sort_pytorch. …☆17Feb 8, 2025Updated last year
- Includes the SVD-based approximation algorithms for compressing deep learning models and the FPGA accelerators exploiting such approximat…☆17Mar 3, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Antmicro's open hardware baseboard for Xilinx Zynq UltraScale+ FPGA MPSoC module☆14Aug 7, 2023Updated 3 years ago
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆15Aug 21, 2023Updated 3 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆79Aug 13, 2024Updated 2 years ago
- Implementation of semantic segmentation of FCN structure using KITTI road dataset😝😝😝☆34Aug 6, 2024Updated 2 years ago
- Minimal FPGA hardware/software co-design demo with UART protocol, scratchpad memory, and an int8 dot-product accelerator, plus Python/C++…☆31May 12, 2026Updated 5 months ago
- 复旦数字集成电路设计自动化项目文档☆11Apr 12, 2025Updated last year
- An open silicon CHERIoT Ibex microcontroller chip☆19May 23, 2025Updated last year
- This repository contains a parameterized AXI Slave to AHB-Lite Master bridge and a UVM-based verification environment for functional, exc…☆22Mar 26, 2026Updated 7 months ago
- 国科大2023秋季学期模式识别与机器学习笔记☆37Oct 2, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- 基于FP16的二维脉动阵列电路设计☆13Feb 23, 2023Updated 3 years ago
- RISCV CPU implementation in SystemVerilog☆32Updated this week
- A guide on how to fly ROS2-based multi-rotors manually and autonomously in Gazebo with PX4 in the loop☆14Mar 20, 2023Updated 3 years ago
- ☆11Nov 22, 2025Updated 11 months ago
- A easy general acc.☆18Mar 22, 2021Updated 5 years ago
- Evolvable Hardware: Begin using the BitstreamEvolution Open Source Toolkit☆19May 28, 2026Updated 5 months ago
- 一个基于AXI接口的PL端卷积加速器，可由PS端调用☆12Apr 15, 2023Updated 3 years ago
- Builds and runs an exported impulse locally (ESP IDF)☆29Oct 30, 2025Updated last year
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆37Jul 17, 2025Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆32Nov 21, 2020Updated 5 years ago
- CHERI-enabled secure enclave that can be integrated as a subsytem on a system on chip.☆43Updated this week
- 哈尔滨工业大学（深圳）2021年球季学期深度学习体系结构实验☆17Oct 1, 2022Updated 4 years ago
- 👌 This linter plugin for SublimeLinter provides an interface to Verilator (Verilog Simulator)☆17May 14, 2026Updated 5 months ago
- Design and UVM-TB of RISC -V Microprocessor☆36Jun 27, 2024Updated 2 years ago
- Board repo for the ZCU216 RFSOC☆36Jun 9, 2022Updated 4 years ago
- Crazyflie UAV simulation based on the PyFlyt library☆22Aug 29, 2023Updated 3 years ago
- FPGA 同步FIFO与异步FIFO☆32Feb 26, 2019Updated 7 years ago
- Homepage built with mkdocs☆35Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆52Jul 11, 2025Updated last year
- A comprehensive, modular learning path for mastering UVM (Universal Verification Methodology) and pyuvm (Python UVM implementation) with …☆44May 30, 2026Updated 5 months ago
- ☆20Mar 17, 2023Updated 3 years ago
- This repo features a Verilog-based PID controller optimized for real-time ASIC and FPGA applications. It includes a testbench for linear …☆34Oct 26, 2023Updated 3 years ago
- Reimplementing the hybrid quantum-classical models from the paper "Quantum machine learning for image classification" by Arsenii Senokoso…☆33Jan 8, 2024Updated 2 years ago
- ☆19Oct 13, 2024Updated 2 years ago
- ICRTL Benchmark: Industrial-level RTL design challenges for evaluating PPA optimization, code generation, and LLM applications in EDA.☆35Jul 3, 2026Updated 3 months ago