Alternatives and similar repositories for cpu

Users that are interested in cpu are comparing it to the libraries listed below

• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆135Updated last year
• luzhixing12345 / archlab
  NUDT 高级体系结构实验
  ☆35Updated last year
• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆291Updated last month
• USTC-System-Courses / CECS-Lab
  ☆40Updated 2 years ago
• loongson-education / nscscc-wiki
  NSCSCC 信息整合
  ☆252Updated 4 years ago
• SocialistDalao / UltraMIPS_NSCSCC
  UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.
  ☆143Updated last year
• NJU-ProjectN / fceux-am
  ☆101Updated 11 months ago
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆175Updated 4 years ago
• OSCPU / ysyx-workbench
  ☆156Updated this week
• gzzyyxh / Quafu
  A small SoC with a pipeline 32-bit RISC-V CPU.
  ☆65Updated 3 years ago
• OSCPU / NutShell-doc
  ☆123Updated 3 years ago
• OSCPU / ysyxSoC
  ☆87Updated 3 weeks ago
• whik / e200_opensource
  The Ultra-Low Power RISC Core
  ☆49Updated 6 years ago
• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆161Updated 9 months ago
• Silverster98 / bit_nscscc_suggestion
  为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助
  ☆130Updated 4 years ago
• Z-Y00 / Examples-in-book-write-your-own-cpu
  《自己动手写CPU》一书附带的文件
  ☆87Updated 7 years ago
• Yawei-Ding / ysyx_riscv64_cpu
  ☆70Updated 2 years ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆181Updated last year
• runninglinuxkernel / riscv_programming_practice
  ☆219Updated 2 years ago
• ysyx-ta / ysyx-summer-readings
  ☆67Updated last year
• nicolaswilde / UCAS-Advanced-Computer-Architecture-OpenROAD-flow
  中国科学院大学高级计算机体系结构课程作业：使用OpenROAD-flow完成RTL到GDS全流程
  ☆29Updated 5 years ago
• RickyTino / MangoMIPS32
  A softcore microprocessor of MIPS32 architecture.
  ☆40Updated last year
• shinezyy / micro-arch-training
  How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design
  ☆594Updated last year
• z4yx / NaiveMIPS-HDL
  Naïve MIPS32 SoC implementation
  ☆116Updated 5 years ago
• huang-jl / LLCL-MIPS
  LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…
  ☆37Updated 3 years ago
• jiangxincode / CacheSim
  A simulator of Cache
  ☆79Updated last month
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated last year
• DawnCarol / DawnCarol
  ☆209Updated 6 months ago
• Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020
  a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
  ☆49Updated last year
• renyangang / riscv-mcu
  This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral…
  ☆71Updated 6 months ago