gzhy5111 / cpuLinks
《自己动手写CPU》
☆19Updated 4 years ago
Alternatives and similar repositories for cpu
Users that are interested in cpu are comparing it to the libraries listed below
Sorting:
- NUDT 高级体系结构实验☆35Updated last year
- NJU Virtual Board☆294Updated 2 months ago
- 一生一芯的信息发布和内容网站☆135Updated 2 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆144Updated last year
- ☆40Updated 2 years ago
- ☆157Updated 3 weeks ago
- NSCSCC 信 息整合☆252Updated 4 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆179Updated 4 years ago
- 为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助☆133Updated 5 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆50Updated last year
- ☆89Updated 2 months ago
- MIT6.175 & MIT6.375 Study Notes☆44Updated 2 years ago
- The Ultra-Low Power RISC Core☆49Updated 6 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆40Updated 2 years ago
- ☆67Updated last year
- 《自己动手写CPU》一书附带的文件☆87Updated 7 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆37Updated 3 years ago
- ☆124Updated 3 years ago
- An exquisite superscalar RV32GC processor.☆162Updated 10 months ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆66Updated 3 years ago
- CQU Dual Issue Machine☆38Updated last year
- 龙芯杯个人赛工具包（适用于个人赛的golden_trace工具）☆62Updated last year
- 中国科学院大学高级计算机体系结构课程作业：使用OpenROAD-flow完成RTL到GDS全流程☆29Updated 5 years ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆53Updated 3 years ago
- ☆35Updated 2 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆186Updated last year
- ☆210Updated 7 months ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆44Updated 5 years ago
- ☆101Updated last week