gzhy5111 / cpu

Related projects ⓘ

Alternatives and complementary repositories for cpu

• USTC-System-Courses / CECS-Lab
  ☆32Updated last year
• luzhixing12345 / archlab
  NUDT 高级体系结构实验
  ☆31Updated 2 months ago
• OSCPU / ysyxSoC
  ☆76Updated 2 months ago
• whik / e200_opensource
  The Ultra-Low Power RISC Core
  ☆47Updated 5 years ago
• Yawei-Ding / ysyx_riscv64_cpu
  ☆52Updated last year
• OSCPU / yosys-sta
  ☆43Updated 4 months ago
• gzzyyxh / Quafu
  A small SoC with a pipeline 32-bit RISC-V CPU.
  ☆62Updated 2 years ago
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated 5 months ago
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆123Updated last year
• Silverster98 / bit_nscscc_suggestion
  为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助
  ☆114Updated 4 years ago
• fluctlight001 / cpu_for_nscscc2022_single
  2022年龙芯杯个人赛 单发射110M（含icache）
  ☆43Updated 2 years ago
• pinchenjohnny / Distributed_System_Architecture
  高级计算机体系结构2020，吴俊敏老师，中科大研究生课程
  ☆56Updated 9 months ago
• Z-Y00 / Examples-in-book-write-your-own-cpu
  《自己动手写CPU》一书附带的文件
  ☆74Updated 6 years ago
• NJU-ProjectN / fceux-am
  ☆83Updated last week
• ysyx-ta / ysyx-summer-readings
  ☆60Updated 3 months ago
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆162Updated 3 years ago
• SocialistDalao / UltraMIPS_NSCSCC
  UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.
  ☆121Updated 4 months ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆116Updated last month
• kazutoiris / MIT6.175
  MIT6.175 & MIT6.375 Study Notes
  ☆28Updated last year
• JerryYin777 / FPGA_Competition-RISC-V_Processor-in-PGL22G
  FPGA Innovation Design Competition：RISC-V Processor-based Hardware and Software Design in PGL22G
  ☆12Updated last year
• loongson-education / nscscc-wiki
  NSCSCC 信息整合
  ☆220Updated 3 years ago
• HIT-MaRiver-mips / cpucore-mariver
  ☆31Updated last year
• runninglinuxkernel / riscv_programming_practice
  ☆178Updated last year
• nicolaswilde / UCAS-Advanced-Computer-Architecture-OpenROAD-flow
  中国科学院大学高级计算机体系结构课程作业：使用OpenROAD-flow完成RTL到GDS全流程
  ☆22Updated 4 years ago
• OSCPU / ysyx-workbench
  ☆119Updated 2 months ago
• Lyncien / RISC-V-32I
  体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器
  ☆65Updated 4 years ago
• MrAMS / verilogModuleAddPrefix
  verilog module add prefix script 可用于ysyx项目添加学号
  ☆13Updated 8 months ago
• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆235Updated 3 months ago
• ftppz / ShanghaiTech-YSYX
  Unofficial guide for ysyx students applying to ShanghaiTech University
  ☆16Updated 4 months ago