gzhy5111 / cpu

Related projects ⓘ

Alternatives and complementary repositories for cpu

• gzzyyxh / Quafu
  A small SoC with a pipeline 32-bit RISC-V CPU.
  ☆62Updated 2 years ago
• luzhixing12345 / archlab
  NUDT 高级体系结构实验
  ☆29Updated last month
• USTC-System-Courses / CECS-Lab
  ☆32Updated last year
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆123Updated 11 months ago
• Z-Y00 / Examples-in-book-write-your-own-cpu
  《自己动手写CPU》一书附带的文件
  ☆73Updated 6 years ago
• Yawei-Ding / ysyx_riscv64_cpu
  ☆52Updated last year
• OSCPU / ysyxSoC
  ☆76Updated 2 months ago
• JerryYin777 / FPGA_Competition-RISC-V_Processor-in-PGL22G
  FPGA Innovation Design Competition：RISC-V Processor-based Hardware and Software Design in PGL22G
  ☆12Updated last year
• OSCPU / yosys-sta
  ☆42Updated 3 months ago
• zencove-thu / zencove-zoom
  Highly configurable out-of-order MIPS32 processor, capable of booting Linux.
  ☆37Updated last year
• SocialistDalao / UltraMIPS_NSCSCC
  UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.
  ☆121Updated 4 months ago
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated 5 months ago
• kazutoiris / MIT6.175
  MIT6.175 & MIT6.375 Study Notes
  ☆27Updated last year
• HIT-MaRiver-mips / cpucore-mariver
  ☆31Updated last year
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆46Updated 2 years ago
• nicolaswilde / UCAS-Advanced-Computer-Architecture-OpenROAD-flow
  中国科学院大学高级计算机体系结构课程作业：使用OpenROAD-flow完成RTL到GDS全流程
  ☆22Updated 4 years ago
• spokeyjoe / LoongArchCPU
  A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.
  ☆15Updated 5 months ago
• sailordiary / computer-systems-ucas
  中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session
  ☆30Updated 7 years ago
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆161Updated 3 years ago
• whik / e200_opensource
  The Ultra-Low Power RISC Core
  ☆47Updated 5 years ago
• huang-jl / LLCL-MIPS
  LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…
  ☆35Updated 2 years ago
• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆142Updated 5 months ago
• adamgallas / MIT_Bluespec_RISCV_Tutorial
  ☆21Updated last year
• fluctlight001 / cpu_for_nscscc2022_single
  2022年龙芯杯个人赛 单发射110M（含icache）
  ☆44Updated 2 years ago
• MrAMS / verilogModuleAddPrefix
  verilog module add prefix script 可用于ysyx项目添加学号
  ☆13Updated 8 months ago
• microdynamics-cpu / tree-core-cpu
  A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …
  ☆36Updated last year
• yufeiran / OpenMIPS
  实现一个基础但功能完善的计算机系统,根据《自己动手写ＣＰＵ》实现，开发板为Nexys4 DDR
  ☆32Updated 8 months ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆114Updated 3 weeks ago
• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆235Updated 3 months ago
• fluctlight001 / nscscc2022_single_tools
  龙芯杯个人赛工具包（适用于个人赛的golden_trace工具）
  ☆48Updated 8 months ago