基于FPGA的双通道2M/12bit示波器。通过800*480VGA显示器显示。
☆30Dec 29, 2018Updated 7 years ago
Alternatives and similar repositories for Oscilloscope
Users that are interested in Oscilloscope are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementation of a fully-functional digital signal oscilloscope written in Verilog HDL. Tested on a DE-1 SoC 5CSEMA5F31C6 FPGA board. Us…☆25Aug 25, 2023Updated 2 years ago
- C++ code and MATLAB utilities for loading patterns onto TI DLP Digital Micromirror Device (DMD)☆14Dec 19, 2020Updated 5 years ago
- 紫光同创FPGA大赛☆39Mar 19, 2025Updated last year
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛（高云赛道）项目，题目基于高云FPGA的多路网络视频监控编码系统。☆70Dec 11, 2023Updated 2 years ago
- UART To SPI☆19Jul 17, 2014Updated 12 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 本工程用FPGA和python实现一个简单的8路输入逻辑分析仪☆19Aug 20, 2017Updated 8 years ago
- Code to control multiple Dynamixel AX-12 servo motors over USART on an STM32F4 chip☆10Mar 14, 2015Updated 11 years ago
- 基于Verilog实现的串口发送程序，带奇偶校验位。☆12Aug 23, 2019Updated 6 years ago
- FeeTech SCS/SMS servo library for Arduino [not mine]☆13Sep 30, 2021Updated 4 years ago
- Joker TV (USB) FPGA verilog/vhdl code☆16May 19, 2026Updated 2 months ago
- 虚拟示波器（FOR STM32F103&F030&F401）☆22Dec 8, 2019Updated 6 years ago
- 基于STM32的示波器☆13Sep 2, 2017Updated 8 years ago
- Testing FPGA2SDRAM interface on Altera Cyclone V SoC☆14May 12, 2015Updated 11 years ago
- SPI通信实现FLASH读写☆17Mar 18, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Application software for Scopy MVP: FPGA PS, PL, and microcontroller firmware☆84Nov 28, 2020Updated 5 years ago
- FreeRTOS v9.0.0 configured for a STM32F103VC (VCT6)☆16Apr 27, 2020Updated 6 years ago
- 2023集创赛紫光同创杯一等奖项目☆179Jan 7, 2024Updated 2 years ago
- ☆32Nov 28, 2020Updated 5 years ago
- ES-203 Computer Organization & Architecture CNN on FPGA board☆18Feb 23, 2022Updated 4 years ago
- 在Cyclone IV（EP4CE6F17C8）上实现的DDS信号发生器☆17Dec 12, 2016Updated 9 years ago
- 基于FPGA的FFT☆19Feb 18, 2019Updated 7 years ago
- 软件无线电，使用FPGA进行正交解调。☆23Feb 18, 2019Updated 7 years ago
- 新一代北斗卫星导航监测接收机的FPGA实现☆31May 17, 2016Updated 10 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 七路图像在FPGA中实现拼接，代码会不断添加进来。☆29Aug 17, 2021Updated 5 years ago
- Unofficial implementation of "Generative Modeling via Drifting" on PushT, built on Diffusion Policy☆30Mar 25, 2026Updated 4 months ago
- Advanced multi-band GNSS SDR front-end implementation in an RFSoC integrated circuit. GPL-3.0 license☆28Sep 3, 2024Updated last year
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆44Oct 14, 2022Updated 3 years ago
- ☆40Aug 13, 2020Updated 6 years ago
- FPGA-based SATA-DMA Host Controller☆35Nov 20, 2025Updated 8 months ago
- 分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。☆848Apr 21, 2023Updated 3 years ago
- KiCad PCB project of Logic Analyzer☆49Jan 3, 2021Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆52Oct 24, 2021Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 9 years ago
- 全国大学生电子设计竞赛知识仓库☆36Oct 29, 2023Updated 2 years ago
- AD936x+7Z020+USB HS dongle, In development...☆60Feb 24, 2022Updated 4 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆94Oct 14, 2020Updated 5 years ago
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆44Jun 6, 2024Updated 2 years ago
- Verilog实现OFDM基带☆45Jan 22, 2016Updated 10 years ago
- My notes using Latex during my undergraduate period. You can freely download and share all of them but commercial use is prohibited. Plea…☆66Jul 15, 2025Updated last year