karanahujax / PUFLinks
Cryptographic Key Generation from PUF Data
☆21Updated 5 years ago
Alternatives and similar repositories for PUF
Users that are interested in PUF are comparing it to the libraries listed below
Sorting:
- The ML_Attack_XOR_PUF is a Machine Learning-based model for attacking the XOR Physical Unclonable Functions using a small number of chall…☆17Updated 4 years ago
- Python Code and Dataset for different PUFs☆18Updated 4 years ago
- The first open source software-based Physically Unclonable Function (PUF) using off-the-shelf SRAM☆95Updated 2 months ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆10Updated 5 years ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- ☆58Updated 4 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Updated 7 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆37Updated 3 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- This repository is for our paper "High-Performance and Configurable SW/HW Co-design of Post-Quantum Signature CRYSTALS-Dilithium" in ACM …☆10Updated last year
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Updated 7 months ago
- ☆21Updated last year
- Hardware Design of Ascon☆23Updated this week
- Present Crypto Engine in Verilog☆11Updated 9 years ago
- A graphical user interface for measuring and performing inter-active analysis of physical unclonable functions (PUFs)☆26Updated 5 years ago
- Defense/Attack PUF Library (DA PUF Library)☆50Updated 5 years ago
- ARM Cortex-M implementation of NewHope Ring-LWE based Key-exchange☆9Updated 8 years ago
- Verilog implementation of the ASCON lightweight authenticated encryption and hashing algorithm☆10Updated 7 months ago
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆11Updated 4 years ago
- ☆19Updated 4 years ago
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆26Updated last year
- Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field☆23Updated 8 years ago
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 3 years ago
- Hardware implementation of Saber☆9Updated 5 years ago
- Cryptanalysis of Physically Unclonable Functions☆87Updated last year
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- ☆26Updated 4 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆18Updated 6 years ago
- Fast, constant-time and masked AES assembly implementations for ARM Cortex-M3 and M4☆91Updated last year
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Updated 4 years ago