CALAS-CityU / SW-HW-Co-design-of-DilithiumLinks
This repository is for our paper "High-Performance and Configurable SW/HW Co-design of Post-Quantum Signature CRYSTALS-Dilithium" in ACM Transactions on Reconfigurable Technology and Systems (TRETS).
☆10Updated last year
Alternatives and similar repositories for SW-HW-Co-design-of-Dilithium
Users that are interested in SW-HW-Co-design-of-Dilithium are comparing it to the libraries listed below
Sorting:
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆54Updated 2 years ago
- ☆55Updated 4 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆34Updated 3 years ago
- Parametric NTT/INTT Hardware Generator☆72Updated 4 years ago
- ☆35Updated 10 months ago
- ☆24Updated 3 years ago
- ☆14Updated 7 months ago
- Dilithium is a digital signature scheme that is strongly secure under chosen message attacks based on the hardness of lattice problems ov…☆14Updated last year
- ☆27Updated 4 years ago
- processor for post-quantum cryptography☆16Updated 5 years ago
- ☆14Updated last year
- Python implementations of various NTT/INTT and NTT-based polynomial multiplication algorithms☆37Updated 4 years ago
- Saber and NTRU on M4 and AVX2☆17Updated 3 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- ☆22Updated 9 months ago
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆362Updated 2 months ago
- Hardware implementation of Saber☆8Updated 4 years ago
- ☆23Updated 6 years ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Updated 6 months ago
- Employed into Crystal-Kyber Algorithm, a prominent Lattice-based Post Quantum Cryptography(PQC) algorithm, for polynomial multiplication …☆12Updated 3 months ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元☆19Updated 2 years ago
- ☆11Updated last year
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆34Updated 10 years ago
- ☆13Updated 10 months ago
- ☆22Updated 3 years ago
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆48Updated 6 years ago
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆26Updated last year
- NEON implementation of NIST lattice-based PQC finalists☆20Updated 3 years ago
- Repo for code developed during the HEAT project (Homomorphic Encryption Applications Technology)☆61Updated 4 years ago
- Masked implementations of PQ schemes for the Cortex-M4.☆9Updated 4 months ago