jprx / pretty-secure-processorLinks
A security oriented SoC featuring a custom pipelined RISC-V core and LCD-TFT controller
☆13Updated 4 years ago
Alternatives and similar repositories for pretty-secure-processor
Users that are interested in pretty-secure-processor are comparing it to the libraries listed below
Sorting:
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆68Updated 3 months ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆128Updated 9 months ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆13Updated last week
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆15Updated 4 years ago
- ☆63Updated last month
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆64Updated 5 years ago
- Side-channel analysis setup for OpenTitan☆35Updated 3 weeks ago
- ☆16Updated 7 months ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- HW Design Collateral for Caliptra RoT IP☆96Updated this week
- All the tools you need to reproduce the CellIFT paper experiments☆21Updated 4 months ago
- Testing processors with Random Instruction Generation☆38Updated 2 weeks ago
- Exploring gate level simulation☆58Updated 2 months ago
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆113Updated last week
- SonicBOOM Spectre Attacks☆8Updated 3 years ago
- ConFuzz is an advanced FPGA configuration engine fuzzing and rapid prototyping framework based on boofuzz and OpenOCD.☆15Updated 2 weeks ago
- RISC-V fast interrupt controller☆24Updated 2 months ago
- Code repository for Coppelia tool☆23Updated 4 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆32Updated this week
- ☆12Updated 9 months ago
- Program to scan for malicious FPGA designs.☆14Updated 4 years ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆43Updated 2 years ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆107Updated 3 years ago
- An open-source deterministic fault attack simulator prototype☆58Updated 4 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆22Updated 9 months ago
- Trigger the rowhammer bug on ARMv8☆32Updated 6 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆54Updated 2 months ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆24Updated last year
- This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…☆72Updated this week
- ☆85Updated 2 years ago