deepvyas / Verilog-SnippetsLinks
Verilog Snippets for partial fulfilment of CS-F342 Computer Architecture,BITS Pilani
☆17Updated 7 years ago
Alternatives and similar repositories for Verilog-Snippets
Users that are interested in Verilog-Snippets are comparing it to the libraries listed below
Sorting:
- All the projects and assignments done as part of VLSI course.☆20Updated 4 years ago
- This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum☆54Updated 3 years ago
- SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow☆45Updated 4 months ago
- Hardware Accelerators (HwAs) constructed in Vivado HLS☆20Updated 8 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆14Updated 3 years ago
- Solution to COA LAB Assgn, IIT Kharagpur☆36Updated 6 years ago
- VHDL package to provide C-like string formatting☆15Updated 3 years ago
- RISC-V soft-core PEs for TaPaSCo☆22Updated last year
- ☆16Updated 2 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆27Updated 3 years ago
- FPGA Labs for EECS 151/251A (Fall 2021)☆10Updated 3 years ago
- The Repository contains the code of various Digital Circuits☆11Updated 2 years ago
- ☆11Updated 3 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆27Updated last year
- To design test bench of the APB protocol☆17Updated 4 years ago
- Verdi like, verilog code signal trace and show hierarchy script☆19Updated 5 years ago
- This is the base repo for our graduation project in AlexU 21☆28Updated 4 years ago
- The template for VLSI project☆21Updated 6 years ago
- Implementing Different Adder Structures in Verilog☆71Updated 5 years ago
- This repository contains all labs done as a part of the Embedded Logic and Design course.☆23Updated 7 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆15Updated 3 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- RISC V core implementation using Verilog.☆26Updated 4 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆29Updated 3 years ago
- ☆17Updated 2 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆28Updated last year
- A place to keep my synthesizable verilog examples.☆41Updated 3 months ago
- A library of verilog and vhdl modules☆15Updated 6 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago