Alternatives and similar repositories for assassyn

Users that are interested in assassyn are comparing it to the libraries listed below

• pku-liang / Hestia
  ☆17Updated 4 months ago
• baichen318 / arch-explorer
  ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis
  ☆33Updated last year
• CMU-SAFARI / Virtuoso
  Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…
  ☆70Updated 3 months ago
• weiya711 / sam
  ☆18Updated last month
• pku-liang / Cement
  The Next-gen Language & Compiler Powering Efficient Hardware Design
  ☆29Updated 6 months ago
• ucb-bar / AuRORA
  Virtualized Accelerator Orchestration for Multi-Tenant Workloads
  ☆18Updated 8 months ago
• cucapra / EventQueue
  EQueue Dialect
  ☆40Updated 3 years ago
• cornell-zhang / hcl-dialect
  HeteroCL-MLIR dialect for accelerator design
  ☆41Updated 10 months ago
• bsc-mem / Mess-simulator
  A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.
  ☆25Updated this week
• cornell-zhang / allo-pldi24-artifact
  Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"
  ☆28Updated last year
• pku-liang / ksim
  ☆44Updated 6 months ago
• stanford-ppl / DAM-RS
  ☆20Updated 5 months ago
• were / bfsh
  Being a full-stack hacker, RISCV, LLVM, and more.
  ☆18Updated 3 years ago
• pku-liang / TileFlow
  TileFlow is a performance analysis tool based on Timeloop for fusion dataflows
  ☆61Updated last year
• Errare-humanum-est / HeteroGen
  We solve the two challenges architects face when designing heterogeneous processors with cache coherent shared memory. First, we develop …
  ☆20Updated 3 years ago
• sarchlab / akita
  A flexible, high-performance, user-friendly computer architecture simulator engine
  ☆87Updated this week
• MeshInfra / WaferLLM
  WaferLLM: Large Language Model Inference at Wafer Scale
  ☆41Updated 3 weeks ago
• ConvolutedDog / HyFiSS
  HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs
  ☆36Updated 8 months ago
• PolyArch / dsagen2
  Domain-Specific Architecture Generator 2
  ☆21Updated 2 years ago
• miaochenlu / Gem5_tutorials
  ☆20Updated 2 months ago
• esa-tu-darmstadt / spn-compiler
  Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.
  ☆24Updated 8 months ago
• sfu-arch / X-Cache
  ☆14Updated 3 years ago
• fpgasystems / hacc
  ETHZ Heterogeneous Accelerated Compute Cluster.
  ☆36Updated 4 months ago
• jiegec / chisel-memory-lower
  Lower chisel memories to SRAM macros
  ☆12Updated last year
• gty111 / PTX-EMU
  PTX-EMU is a simple emulator for CUDA program.
  ☆34Updated 3 months ago
• arkhadem / DX100
  Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper
  ☆13Updated 3 months ago
• suchandler96 / gem5-NVDLA
  ☆33Updated 4 months ago
• arc-research-lab / Aries
  ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)
  ☆37Updated last week
• ConvolutedDog / gpgpu-sim-comments
  GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。
  ☆22Updated 7 months ago
• CMU-SAFARI / SPARTA
  A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…
  ☆22Updated 2 years ago