Asynchronous semantics for architectural simulation and synthesis.
☆71Oct 11, 2026Updated 2 weeks ago
Alternatives and similar repositories for assassyn
Users that are interested in assassyn are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A flexible, high-performance, user-friendly computer architecture simulator engine☆123Updated this week
- EQueue Dialect☆43Feb 3, 2022Updated 4 years ago
- Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper☆22Nov 6, 2025Updated 11 months ago
- ☆15May 8, 2025Updated last year
- A set of tools that automate the execution of scarab simulations☆21Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆17Mar 26, 2025Updated last year
- Generate Linux Perf event tables for Apple Silicon☆20Dec 16, 2025Updated 10 months ago
- Release of stream-specialization software/hardware stack.☆127May 5, 2023Updated 3 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆22Jan 12, 2024Updated 2 years ago
- AI-powered SDK for Software Development☆55Apr 19, 2026Updated 6 months ago
- TileFlow is a performance analysis tool based on Timeloop for fusion dataflows☆72Apr 12, 2024Updated 2 years ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆42Dec 9, 2024Updated last year
- ☆15Jun 14, 2022Updated 4 years ago
- Accelerator RTL inspired by VEGETA [HPCA'23] and MicroScopiQ [ISCA'25]☆17Nov 11, 2025Updated 11 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RTeAAL Sim: Using Tensor Algebra to Represent and Accelerate RTL Simulation -- ASPLOS'26☆18Mar 31, 2026Updated 6 months ago
- A heterogeneous architecture timing model simulator.☆192Sep 7, 2026Updated last month
- A highly-flexible GPU simulator for AMD GPUs.☆275Updated this week
- [ACL 2026 🔥] CASS: Nvidia to AMD Transpilation with Data, Models, and Benchmark☆38Aug 17, 2026Updated 2 months ago
- ☆115Apr 13, 2026Updated 6 months ago
- TAIDL: Tensor Accelerator ISA Definition Language☆25Oct 20, 2026Updated last week
- ☆26Oct 6, 2023Updated 3 years ago
- A collection of examples showcasing PyCDE and Mini RISC-V implementation.☆10Updated this week
- ☆13Jul 11, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An open-hardware co-design framework for deploying PyTorch models on RISC-V SoCs with custom ML accelerators, enabling rapid design spac…☆15Feb 12, 2025Updated last year
- Simulator code of the paper "Dissecting and Modeling the Architecture of Modern GPU Cores"☆114Oct 15, 2025Updated last year
- CODO: An Automated Compiler for Comprehensive Dataflow Optimization☆41Jun 3, 2026Updated 4 months ago
- ☆10Nov 30, 2023Updated 2 years ago
- Championship Branch Prediction 2025☆77May 19, 2025Updated last year
- A Heterogeneous GPU Platform for AI and Neural Graphics☆71Updated this week
- FrontEnd Reverse-engineering Toolkit - CPU frontend uarch research framework☆14Updated this week
- ☆15Apr 28, 2026Updated 6 months ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆149Aug 22, 2026Updated 2 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- MICRO 2024 Evaluation Artifact for FuseMax☆19Aug 26, 2024Updated 2 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆205Oct 11, 2026Updated 2 weeks ago
- ☆28Oct 26, 2019Updated 7 years ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆534Jul 26, 2026Updated 3 months ago
- A machine learning-based computer architecture simulator.☆24Aug 2, 2024Updated 2 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆63Jan 20, 2026Updated 9 months ago
- ☆22Oct 12, 2026Updated 2 weeks ago