Synthesys-Lab / assassynLinks
Asynchronous semantics for architectural simulation and synthesis.
☆49Updated this week
Alternatives and similar repositories for assassyn
Users that are interested in assassyn are comparing it to the libraries listed below
Sorting:
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆71Updated last week
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- ☆17Updated 6 months ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Updated 10 months ago
- EQueue Dialect☆40Updated 3 years ago
- ☆46Updated 8 months ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆28Updated last year
- ☆25Updated last year
- HeteroCL-MLIR dialect for accelerator design☆41Updated last year
- A flexible, high-performance, user-friendly computer architecture simulator engine☆89Updated this week
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆63Updated 11 months ago
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆48Updated last week
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆36Updated 9 months ago
- ☆59Updated 6 months ago
- ☆18Updated 3 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 8 months ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆38Updated 2 years ago
- ☆35Updated 6 months ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆39Updated 3 months ago
- TileFlow is a performance analysis tool based on Timeloop for fusion dataflows☆62Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆28Updated last year
- LLVM OpenCL C compiler suite for ventus GPGPU☆55Updated last week
- ☆28Updated 3 months ago
- GPGPU-Sim 中文注释版代码,包含 GPGPU-Sim 模拟器的最新版代码,经过中文注释,以帮助中文用户更好地理解和使用该模拟器。☆23Updated 9 months ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆26Updated 2 months ago
- ☆14Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago