Synthesys-Lab / assassynLinks
Asynchronous semantics for architectural simulation and synthesis.
☆55Updated last week
Alternatives and similar repositories for assassyn
Users that are interested in assassyn are comparing it to the libraries listed below
Sorting:
- ☆17Updated 7 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- EQueue Dialect☆40Updated 3 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Updated 11 months ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆30Updated 3 weeks ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆31Updated 9 months ago
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆75Updated 3 weeks ago
- ☆48Updated 9 months ago
- ☆18Updated 3 weeks ago
- ☆26Updated 2 years ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆30Updated last year
- ☆22Updated last week
- A flexible, high-performance, user-friendly computer architecture simulator engine☆91Updated this week
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆37Updated 11 months ago
- WaferLLM: Large Language Model Inference at Wafer Scale☆72Updated last week
- ☆36Updated 7 months ago
- GPGPU-Sim provides a detailed simulation model of a contemporary GPU running CUDA and/or OpenCL workloads and now includes an integrated…☆67Updated last week
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆51Updated this week
- ☆31Updated 4 months ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- LLVM OpenCL C compiler suite for ventus GPGPU☆57Updated last week
- A graph linear algebra overlay☆51Updated 2 years ago
- agile hardware-software co-design☆52Updated 3 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆43Updated 5 months ago
- Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper☆13Updated last week
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆41Updated 2 years ago
- ☆15Updated 3 years ago
- ☆60Updated 7 months ago