Asynchronous semantics for architectural simulation and synthesis.
☆66Jan 27, 2026Updated last month
Alternatives and similar repositories for assassyn
Users that are interested in assassyn are comparing it to the libraries listed below
Sorting:
- Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper☆17Nov 6, 2025Updated 4 months ago
- A collection of examples showcasing PyCDE and Mini RISC-V implementation.☆10Dec 14, 2025Updated 3 months ago
- A set of tools that automate the execution of scarab simulations☆19Updated this week
- ☆26Oct 6, 2023Updated 2 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆39Dec 9, 2024Updated last year
- ☆17Mar 26, 2025Updated 11 months ago
- TileFlow is a performance analysis tool based on Timeloop for fusion dataflows☆67Apr 12, 2024Updated last year
- 🛠Robust SSH: auto-reconnect SSH session that preserves your running shell and command. Intuitive, no server-side setup, aimed at simplic…☆13Nov 14, 2025Updated 4 months ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Luthier, a GPU binary instrumentation tool for AMD GPUs☆27Mar 13, 2026Updated last week
- A flexible, high-performance, user-friendly computer architecture simulator engine☆100Updated this week
- this is a repository based on gem5 and aims to be modified for CXL☆29Jul 29, 2023Updated 2 years ago
- A highly-flexible GPU simulator for AMD GPUs.☆225Mar 14, 2026Updated last week
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆129May 3, 2025Updated 10 months ago
- ☆28Nov 26, 2024Updated last year
- ☆14Oct 30, 2024Updated last year
- Open-source AI acceleration on FPGA: from ONNX to RTL☆49Updated this week
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆21Jan 12, 2024Updated 2 years ago
- ☆15Jun 14, 2022Updated 3 years ago
- ☆13May 8, 2025Updated 10 months ago
- OmicsBench: Distinguishing Multi-Omics Reasoning from Shortcut Learning in Large Language Models☆21Feb 9, 2026Updated last month
- An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000☆13Jul 16, 2024Updated last year
- CASS: Nvidia to AMD Transpilation with Data, Models, and Benchmark☆34Jun 24, 2025Updated 8 months ago
- NVidia sass disassembler/inline patcher☆44Mar 14, 2026Updated last week
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆20Nov 17, 2024Updated last year
- LLMA = LLM + Arithmetic coder, which use LLM to do insane text data compression. LLMA=大模型+算术编码，它能使用LLM对文本数据进行暴力的压缩，达到极高的压缩率。☆22Nov 24, 2024Updated last year
- Data-Centric MLIR dialect☆46Oct 16, 2023Updated 2 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- MAGIS: Memory Optimization via Coordinated Graph Transformation and Scheduling for DNN (ASPLOS'24)☆56May 29, 2024Updated last year
- WaferLLM: Large Language Model Inference at Wafer Scale☆96Jan 7, 2026Updated 2 months ago
- ☆118Nov 17, 2023Updated 2 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Feb 20, 2024Updated 2 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Feb 22, 2024Updated 2 years ago
- EQueue Dialect☆42Feb 3, 2022Updated 4 years ago
- [ASP-DAC 2025] "NeuronQuant: Accurate and Efficient Post-Training Quantization for Spiking Neural Networks" Official Implementation☆19Mar 6, 2025Updated last year
- Parametrized RTL benchmark suite☆25Feb 6, 2026Updated last month
- HeteroRefactor: Refactoring for Heterogeneous Computing with FPGA☆10Mar 13, 2026Updated last week
- ☆20Sep 8, 2025Updated 6 months ago