Synthesys-Lab / assassynLinks
Asynchronous semantics for architectural simulation and synthesis.
☆48Updated 3 weeks ago
Alternatives and similar repositories for assassyn
Users that are interested in assassyn are comparing it to the libraries listed below
Sorting:
- ☆17Updated 5 months ago
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆70Updated 4 months ago
- A flexible, high-performance, user-friendly computer architecture simulator engine☆89Updated this week
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- EQueue Dialect☆41Updated 3 years ago
- ☆46Updated 7 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 7 months ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆36Updated 9 months ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆18Updated 9 months ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated 11 months ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆26Updated last month
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆61Updated 11 months ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆28Updated last year
- GPGPU-Sim 中文注释版代码,包含 GPGPU-Sim 模拟器的最新版代码,经过中文注释,以帮助中文用户更好地理解和使用该模拟器。☆23Updated 8 months ago
- ☆18Updated 2 months ago
- ☆27Updated 2 months ago
- ☆21Updated 7 months ago
- ☆16Updated last month
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- WaferLLM: Large Language Model Inference at Wafer Scale☆51Updated this week
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆27Updated last year
- ☆25Updated last year
- ☆58Updated 5 months ago
- A graph linear algebra overlay☆51Updated 2 years ago
- ☆14Updated 3 years ago
- TileFlow is a performance analysis tool based on Timeloop for fusion dataflows☆61Updated last year
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆36Updated 3 months ago
- ☆105Updated this week
- ☆93Updated last year
- Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper☆13Updated 4 months ago