Synthesys-Lab / assassynLinks
Asynchronous semantics for architectural simulation and synthesis.
☆64Updated last week
Alternatives and similar repositories for assassyn
Users that are interested in assassyn are comparing it to the libraries listed below
Sorting:
- ☆17Updated 9 months ago
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆80Updated 3 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Updated last year
- EQueue Dialect☆41Updated 3 years ago
- ☆52Updated 11 months ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆32Updated 2 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆34Updated 11 months ago
- A flexible, high-performance, user-friendly computer architecture simulator engine☆95Updated this week
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆32Updated last year
- ☆35Updated 6 months ago
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆28Updated last year
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Updated last year
- ☆18Updated 2 months ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆39Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- ☆26Updated 2 years ago
- WaferLLM: Large Language Model Inference at Wafer Scale☆83Updated last week
- Simulator code of the paper "Dissecting and Modeling the Architecture of Modern GPU Cores"☆56Updated 3 months ago
- Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper☆16Updated 2 months ago
- ☆61Updated 9 months ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- LLVM OpenCL C compiler suite for ventus GPGPU☆58Updated 3 weeks ago
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆53Updated last week
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆31Updated 2 years ago
- HeteroCL-MLIR dialect for accelerator design☆42Updated last year
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- ☆42Updated 9 months ago
- ☆22Updated 2 months ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆46Updated 2 years ago
- An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000☆13Updated last year