Asynchronous semantics for architectural simulation and synthesis.
☆66Jan 27, 2026Updated last month
Alternatives and similar repositories for assassyn
Users that are interested in assassyn are comparing it to the libraries listed below
Sorting:
- A set of tools that automate the execution of scarab simulations☆19Updated this week
- Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper☆17Nov 6, 2025Updated 3 months ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Nov 17, 2024Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- ☆17Mar 26, 2025Updated 11 months ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆39Dec 9, 2024Updated last year
- LLMA = LLM + Arithmetic coder, which use LLM to do insane text data compression. LLMA=大模型+算术编码，它能使用LLM对文本数据进行暴力的压缩，达到极高的压缩率。☆22Nov 24, 2024Updated last year
- Luthier, a GPU binary instrumentation tool for AMD GPUs☆27Feb 21, 2026Updated last week
- A flexible, high-performance, user-friendly computer architecture simulator engine☆99Updated this week
- ☆26Oct 6, 2023Updated 2 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Data-Centric MLIR dialect☆46Oct 16, 2023Updated 2 years ago
- A highly-flexible GPU simulator for AMD GPUs.☆218Feb 11, 2026Updated 2 weeks ago
- ☆14Oct 30, 2024Updated last year
- ☆13May 8, 2025Updated 9 months ago
- Generate Linux Perf event tables for Apple Silicon☆17Dec 16, 2025Updated 2 months ago
- PolyLib official git.☆11Jan 27, 2026Updated last month
- 🛠Robust SSH: auto-reconnect SSH session that preserves your running shell and command. Intuitive, no server-side setup, aimed at simplic…☆13Nov 14, 2025Updated 3 months ago
- A collection of examples showcasing PyCDE and Mini RISC-V implementation.☆10Dec 14, 2025Updated 2 months ago
- NVidia sass disassembler/inline patcher☆43Updated this week
- TileFlow is a performance analysis tool based on Timeloop for fusion dataflows☆66Apr 12, 2024Updated last year
- Polyite: Iterative Schedule Optimization for Parallelization in the Polyhedron Model☆12Jan 19, 2020Updated 6 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆18Feb 3, 2026Updated last month
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- Open-source AI acceleration on FPGA: from ONNX to RTL☆49Jan 5, 2026Updated last month
- HeteroRefactor: Refactoring for Heterogeneous Computing with FPGA☆10Aug 14, 2025Updated 6 months ago
- Parametrized RTL benchmark suite☆23Feb 6, 2026Updated 3 weeks ago
- [ASP-DAC 2025] "NeuronQuant: Accurate and Efficient Post-Training Quantization for Spiking Neural Networks" Official Implementation☆15Mar 6, 2025Updated 11 months ago
- Mako is a low-pause, high-throughput garbage collector designed for memory-disaggregated datacenters.☆15Sep 2, 2024Updated last year
- This repo stores a more profound view of Computer Architecture: A Quantitative Approach that tells multi-tenancy, virtualize, fine graine…☆29Dec 24, 2025Updated 2 months ago
- ☆27Oct 26, 2019Updated 6 years ago
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆44Oct 25, 2021Updated 4 years ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆125May 3, 2025Updated 10 months ago
- ☆55Nov 21, 2019Updated 6 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Feb 20, 2024Updated 2 years ago
- A crate to provide anonymous row type, which fields can be access by lens-rs☆15May 27, 2021Updated 4 years ago
- CASS: Nvidia to AMD Transpilation with Data, Models, and Benchmark☆34Jun 24, 2025Updated 8 months ago
- An Attention Superoptimizer☆22Jan 20, 2025Updated last year
- eBPF tool to collect BOLT profile☆14Nov 30, 2025Updated 3 months ago