Synthesys-Lab / assassynLinks
Asynchronous semantics for architectural simulation and synthesis.
☆46Updated last week
Alternatives and similar repositories for assassyn
Users that are interested in assassyn are comparing it to the libraries listed below
Sorting:
- ☆44Updated 7 months ago
- EQueue Dialect☆40Updated 3 years ago
- ☆17Updated 4 months ago
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆71Updated 3 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 7 months ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆18Updated 9 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆60Updated 10 months ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆28Updated last year
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆25Updated 2 weeks ago
- WaferLLM: Large Language Model Inference at Wafer Scale☆42Updated last month
- HeteroCL-MLIR dialect for accelerator design☆41Updated 11 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- A flexible, high-performance, user-friendly computer architecture simulator engine☆88Updated this week
- ☆57Updated 4 months ago
- ☆18Updated 2 months ago
- ☆27Updated last month
- ☆14Updated 3 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆36Updated 4 months ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆36Updated 8 months ago
- ☆20Updated 6 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated 2 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆36Updated 2 months ago
- TileFlow is a performance analysis tool based on Timeloop for fusion dataflows☆61Updated last year
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆23Updated last year
- ☆25Updated last year
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 8 months ago
- Handwritten GEMM using Intel AMX (Advanced Matrix Extension)☆16Updated 7 months ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆21Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆82Updated last year