jefferie / digital_recognition
利用ov5640摄像头采集图像，利用4.3寸RGB屏显示捕获到的数字，并将识别到的数字显示在数码管上。
☆12Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for digital_recognition
- SPI interface connect to APB BUS with Verilog HDL☆25Updated 3 years ago
- 基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆45Updated 4 years ago
- 3×3脉动阵列乘法器☆34Updated 5 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆10Updated last year
- fpga跑sobel识别算法☆26Updated 3 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆22Updated 5 years ago
- Step by step tutorial for building CortexM0 SoC☆35Updated 2 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆31Updated 2 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆20Updated 2 years ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆24Updated 3 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆20Updated 2 years ago
- Integration of SIFT and LES Algorithms☆11Updated 6 months ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆57Updated 5 years ago
- fpga i2c slave verilog hdl rtl☆11Updated 8 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- AXI总线连接器☆90Updated 4 years ago
- ☆18Updated 2 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆35Updated 7 years ago
- fpga读取摄像头数据上传到上位机，720P@60Hz☆18Updated 3 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆14Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆53Updated 2 months ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆20Updated 5 years ago
- ☆19Updated 10 months ago
- 帧差法运动目标检测，基于ZYNQ7020☆50Updated 3 years ago
- An uvm verification env for ahb2apb bridge☆47Updated 3 years ago
- Some useful documents of Synopsys☆46Updated 3 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆68Updated 3 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆43Updated last year
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆18Updated 4 years ago