jefferie / digital_recognitionLinks
利用ov5640摄像头采集图像,利用4.3寸RGB屏显示捕获到的数字,并将识别到的数字显示在数码管上。
☆15Updated 5 years ago
Alternatives and similar repositories for digital_recognition
Users that are interested in digital_recognition are comparing it to the libraries listed below
Sorting:
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆150Updated 4 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆114Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆184Updated 8 months ago
- IC Verification & SV Demo☆54Updated 3 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals,this SoC run a CNN. The…☆12Updated 2 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆156Updated 2 years ago
- FPGA实现动态图像识别☆22Updated 4 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆183Updated last year
- fpga跑sobel识别算法☆36Updated 4 years ago
- 基于FPGA进行车牌识别☆79Updated last year
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- 2023集创赛紫光同创杯一等奖项目☆119Updated last year
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆80Updated 4 years ago
- AXI总线连接器☆100Updated 5 years ago
- ☆244Updated last year
- Nuclei E203 with yolo accelerator based on xc7k325☆14Updated 11 months ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 3 years ago
- SPI interface connect to APB BUS with Verilog HDL☆34Updated 4 years ago
- Convolutional Neural Network RTL-level Design☆60Updated 3 years ago
- Toy OFDM Communication System with FPGA☆12Updated 3 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- FPGA/AES/LeNet/VGG16☆105Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆217Updated 2 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆56Updated 4 months ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆28Updated 4 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Updated 5 years ago
- FPGA project☆221Updated 3 years ago