jefferie / digital_recognitionLinks
利用ov5640摄像头采集图像,利用4.3寸RGB屏显示捕获到的数字,并将识别到的数字显示在数码管上。
☆16Updated 5 years ago
Alternatives and similar repositories for digital_recognition
Users that are interested in digital_recognition are comparing it to the libraries listed below
Sorting:
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源 无法支持整个网络所需资源,建议添加外部存储及DDR☆134Updated 2 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆205Updated last month
- 可运行☆38Updated 3 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆89Updated 8 months ago
- FPGA实现简单的图像处理算法☆62Updated 2 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆162Updated 4 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆67Updated last year
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆258Updated last year
- 帧差法运动目标检测,基于ZYNQ7020☆78Updated 4 years ago
- fpga跑sobel识别算法☆43Updated 4 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆49Updated 5 years ago
- FPGA实现动态图像识别☆23Updated 5 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆85Updated 4 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆171Updated 2 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆189Updated last year
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆77Updated 8 months ago
- An LeNet RTL implement onto FPGA☆50Updated 7 years ago
- ☆56Updated 2 years ago
- 使用FPGA实现CNN模型☆15Updated 6 years ago
- FPGA project☆229Updated 3 years ago
- 2023集创赛紫光同创杯一等奖项目☆136Updated last year
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- 【2022集创赛】Arm杯一等奖作品:Cortex-M0智能娱乐收音机 开源项目☆28Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- 3×3脉动阵列乘法器☆48Updated 6 years ago
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆53Updated last year
- IC Verification & SV Demo☆54Updated 4 years ago
- Implement Tiny YOLO v3 on ZYNQ☆304Updated 7 months ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆62Updated 6 years ago
- FPGA☆159Updated last year