jefferie / digital_recognition
利用ov5640摄像头采集图像,利用4.3寸RGB屏显示捕获到的数字,并将识别到的数字显示在数码管上。
☆14Updated 4 years ago
Alternatives and similar repositories for digital_recognition:
Users that are interested in digital_recognition are comparing it to the libraries listed below
- ☆52Updated 2 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆78Updated 3 years ago
- An LeNet RTL implement onto FPGA☆45Updated 6 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆101Updated last year
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- FPGA实现动态图像识别☆20Updated 4 years ago
- fpga跑sobel识别算法☆32Updated 4 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 3 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆52Updated last month
- FPGA实现简单的图像处理算法☆42Updated 2 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆56Updated last year
- HLS_YOLOV3☆26Updated last year
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆34Updated 10 months ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆47Updated 5 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆14Updated 9 months ago
- hls code zynq 7020 pynq z2 CNN☆84Updated 6 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆26Updated 2 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- 可运行☆33Updated 2 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆59Updated 6 years ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆27Updated 4 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 4 years ago
- FPGA图像处理仿真平台☆26Updated 2 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆64Updated 3 years ago
- SPI interface connect to APB BUS with Verilog HDL☆31Updated 3 years ago
- 3×3脉动阵列乘法器☆44Updated 5 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆169Updated 5 months ago
- fpga读取摄像头数据上传到上位机,720P@60Hz☆20Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- CNN accelerator implemented with Spinal HDL☆17Updated 3 years ago