利用ov5640摄像头采集图像，利用4.3寸RGB屏显示捕获到的数字，并将识别到的数字显示在数码管上。
☆17May 10, 2020Updated 5 years ago
Alternatives and similar repositories for digital_recognition
Users that are interested in digital_recognition are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- digital recognition base on FPGA☆12Nov 10, 2019Updated 6 years ago
- fpga读取摄像头数据上传到上位机，720P@60Hz☆20Mar 15, 2021Updated 5 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆13Mar 30, 2023Updated 3 years ago
- 本工程使用纯verilog编写rtl代码，在FPGA上搭建神经网络LeNet-5，实现手写数字识别的功能。☆39Nov 18, 2024Updated last year
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- C++ Course Design☆13Oct 26, 2025Updated 6 months ago
- Intelligent Parking Lot License Plate Recognition and Management System☆10Aug 1, 2025Updated 9 months ago
- 一生一芯RISCV处理器核代码仓库（包括相关工具）☆16Sep 11, 2024Updated last year
- Zynq/FPGA实现CNN手写数字(0-9)识别☆41Dec 14, 2024Updated last year
- fpga跑sobel识别算法☆47Mar 15, 2021Updated 5 years ago
- 基于FPGA的cifar-10二维卷积识别任务☆13Sep 8, 2022Updated 3 years ago
- Identifies ASL Hand Gesture for numbers using image processing in verilog☆15May 3, 2012Updated 14 years ago
- This is a 4*5 PE array for LeNet accelerator based on FPGA.☆13Jul 20, 2022Updated 3 years ago
- 本车牌识别系统依次实现了汽车图像的车牌定位、车牌字符分割、车牌字符识别算法的过程☆12Sep 19, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Build an open source, extremely simple DMA.☆25Feb 17, 2019Updated 7 years ago
- 基于FPGA进行车牌识别☆121Oct 19, 2023Updated 2 years ago
- ROS wrapper for YOLOv7, with docker☆10Feb 23, 2023Updated 3 years ago
- ArUco mirror for https://sourceforge.net/projects/aruco/files/☆11Oct 5, 2020Updated 5 years ago
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 5 years ago
- Completed LDO Design for Skywaters 130nm☆19Feb 16, 2023Updated 3 years ago
- 一大波学习onnx的案例☆25Sep 20, 2024Updated last year
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- 可运行☆40Jul 1, 2022Updated 3 years ago
- Majsoul paifu to Tenhou converter 雀魂天凤牌谱格式转换☆11Feb 14, 2022Updated 4 years ago
- This repository provides an implementation of the DPCCN model for single-channel speech separation. More details will be updated soon.☆13Dec 8, 2021Updated 4 years ago
- 基于python和cv2、pytorch实现的车牌定位、字符分割、字符识别项目☆31Jan 23, 2021Updated 5 years ago
- MPC-based Control of PX4☆15Jan 7, 2024Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Apr 10, 2020Updated 6 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆212Aug 23, 2023Updated 2 years ago
- Cryptography accelerator core (for AES128/AES256 and SHA256) designed in Chisel3, primarily targeting ASIC platforms.☆10Jan 11, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆10May 20, 2022Updated 3 years ago
- ☆20Oct 29, 2025Updated 6 months ago
- 数字图像处理 车牌定位和字符分割☆24Jun 24, 2021Updated 4 years ago
- PYNQ-Z1 board files for Vivado☆35Jan 8, 2022Updated 4 years ago
- 飞翔的荷兰人带你入门目标检测-第一季(Yolo-v1)☆23Mar 24, 2023Updated 3 years ago
- FPGA implementation of an ADAT receiver/transmitter using amaranth HDL☆13Sep 17, 2024Updated last year
- The developed solution for designing an affordable manipulator to be used for teaching proposes where students get to use an FPGA and the…☆11Oct 3, 2023Updated 2 years ago