jefferie / digital_recognitionLinks
利用ov5640摄像头采集图像,利用4.3寸RGB屏显示捕获到的数字,并将识别到的数字显示在数码管上。
☆15Updated 5 years ago
Alternatives and similar repositories for digital_recognition
Users that are interested in digital_recognition are comparing it to the libraries listed below
Sorting:
- fpga跑sobel识别算法☆38Updated 4 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆115Updated 2 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆70Updated 4 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆190Updated 9 months ago
- FPGA实现动态图像识别☆21Updated 5 years ago
- FPGA实现简单的图像处理算法☆48Updated 2 years ago
- ☆54Updated 2 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆80Updated 4 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆152Updated 4 years ago
- ☆246Updated last year
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆185Updated last year
- MNIST using tensorflow, c++ and fpga (zynq7010)☆25Updated 2 years ago
- HLS_YOLOV3☆26Updated last year
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆64Updated last year
- FPGA project☆224Updated 3 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆157Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals,this SoC run a CNN. The…☆12Updated 2 years ago
- FPGA☆158Updated last year
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆202Updated last year
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆57Updated 5 months ago
- 2023集创赛紫光同创杯一等奖项目☆119Updated last year
- some interesting demos for starters☆82Updated 2 years ago
- 3×3脉动阵列乘法器☆46Updated 5 years ago
- IC Verification & SV Demo☆54Updated 3 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆40Updated last year