利用ov5640摄像头采集图像，利用4.3寸RGB屏显示捕获到的数字，并将识别到的数字显示在数码管上。
☆17May 10, 2020Updated 6 years ago
Alternatives and similar repositories for digital_recognition
Users that are interested in digital_recognition are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- digital recognition base on FPGA☆12Nov 10, 2019Updated 6 years ago
- The system is a FPGA-based system that can recognize object in videos.☆17Apr 29, 2025Updated last year
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆14Mar 30, 2023Updated 3 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated 2 years ago
- 不用校园卡开南科大宿舍门hack sustech dormitory door☆28Sep 14, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 本工程使用纯verilog编写rtl代码，在FPGA上搭建神经网络LeNet-5，实现手写数字识别的功能。☆42Nov 18, 2024Updated last year
- Embedded facial recognition system involving PYNQ board, Webcam, and HDMI output.☆11May 10, 2018Updated 8 years ago
- Codes for Complex-Valued Spectrum Estimation Network and Applications in Super-Resolution HRRPs Analysis with Wideband Radars☆12Dec 10, 2021Updated 4 years ago
- Intelligent Parking Lot License Plate Recognition and Management System☆10Aug 1, 2025Updated last year
- 一生一芯RISCV处理器核代码仓库（包括相关工具）☆16Sep 11, 2024Updated last year
- Re-coded Gowin GW1N primitives for Verilator use☆24Aug 19, 2022Updated 3 years ago
- Zynq/FPGA实现CNN手写数字(0-9)识别☆43Dec 14, 2024Updated last year
- 基于FPGA的cifar-10二维卷积识别任务☆12Sep 8, 2022Updated 3 years ago
- 基于Matlab的卷积神经网络手写体识别☆12Jan 30, 2026Updated 6 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ISP☆14Nov 25, 2023Updated 2 years ago
- This is a 4*5 PE array for LeNet accelerator based on FPGA.☆13Jul 20, 2022Updated 4 years ago
- 物体识别☆19Mar 19, 2018Updated 8 years ago
- 本车牌识别系统依次实现了汽车图像的车牌定位、车牌字符分割、车牌字符识别算法的过程☆12Sep 19, 2020Updated 5 years ago
- fpga跑sobel识别算法☆48Mar 15, 2021Updated 5 years ago
- Reference implementation of GFDM framework☆16Jun 14, 2018Updated 8 years ago
- FPGA小车， 功能： 自动变速，VGA实时画面输出，目标识别，目标跟踪☆22Jun 30, 2025Updated last year
- Build an open source, extremely simple DMA.☆25Feb 17, 2019Updated 7 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆35Jul 15, 2024Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Identifies ASL Hand Gesture for numbers using image processing in verilog☆15May 3, 2012Updated 14 years ago
- yolov5 6.2 pruning☆13Oct 17, 2022Updated 3 years ago
- 本项目为参加2019全国大学生集成电路比赛 ARM杯创建。本项目是基于FPGA的一套包含Cortex-M3内核的车牌识别系统。☆20Jun 1, 2019Updated 7 years ago
- ArUco mirror for https://sourceforge.net/projects/aruco/files/☆11Oct 5, 2020Updated 5 years ago
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 5 years ago
- Completed LDO Design for Skywaters 130nm☆21Feb 16, 2023Updated 3 years ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 5 years ago
- 数字图像处理 车牌定位和字符分割☆24Jun 24, 2021Updated 5 years ago
- This repository provides an implementation of the DPCCN model for single-channel speech separation. More details will be updated soon.☆13Dec 8, 2021Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆22Oct 29, 2025Updated 9 months ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Apr 10, 2020Updated 6 years ago
- Quad cluster of RISC-V cores with peripherals and local memory☆24Feb 3, 2022Updated 4 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆215Aug 23, 2023Updated 2 years ago
- ☆14Apr 8, 2025Updated last year
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆14Aug 12, 2020Updated 6 years ago
- Cryptography accelerator core (for AES128/AES256 and SHA256) designed in Chisel3, primarily targeting ASIC platforms.☆11Jan 11, 2021Updated 5 years ago