Alternatives and similar repositories for AI_by_AI:

Users that are interested in AI_by_AI are comparing it to the libraries listed below

• The-OpenROAD-Project / megaboom
  ☆25Updated 2 weeks ago
• kiwih / qtcore-C1
  ☆44Updated last year
• google / sky90fd-pdk
  ☆110Updated last year
• vmunoz82 / sudoku-challenge
  Solving Sudokus using open source formal verification tools
  ☆16Updated 2 years ago
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆144Updated this week
• efabless / ipm
  Open-source IPs Package Manager (IPM)
  ☆14Updated last month
• efabless / caravel_user_project
  https://caravel-user-project.readthedocs.io
  ☆194Updated last month
• AsFigo / yoYoLint
  SystemVerilog RTL Linter for YoSys
  ☆20Updated 4 months ago
• RTimothyEdwards / tutorial_layout
  Repository of files associated with the webinar on analog layout using magic and klayout with Matt Venn.
  ☆11Updated last year
• adonairc / tt07-dda-van-der-pol
  DDA solver for the van der Pol oscillator using 16-bit posits
  ☆28Updated 2 months ago
• efabless / volare
  Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs
  ☆64Updated last month
• vinayrayapati / iiitb_rv32i
  ☆13Updated 2 years ago
• openhwgroup / cve2
  The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…
  ☆38Updated last week
• asinghani / open-eda-course
  Curriculum for a university course to teach chip design using open source EDA tools
  ☆61Updated last year
• dineshannayya / riscduino
  Arduino compatible Risc-V Based SOC
  ☆145Updated 8 months ago
• Fraunhofer-IMS / airisc_core_complex
  Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.
  ☆89Updated last year
• akilm / Physical-Design
  Physical Design Flow from RTL to GDS using Opensource tools.
  ☆95Updated 4 years ago
• zeroasiccorp / ebrick-demo
  Demo: how to create a custom EBRICK
  ☆21Updated 4 months ago
• AngeloJacobo / RISC-V
  Design implementation of the RV32I Core in Verilog HDL with Zicsr extension
  ☆84Updated last year
• efabless / caravel_user_project_analog
  ☆45Updated last month
• lnis-uofu / SOFA
  SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA
  ☆137Updated 2 years ago
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆144Updated 9 months ago
• ncsu-eda / FreePDK3
  ☆139Updated 3 years ago
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆83Updated 10 months ago
• freecores / round_robin_arbiter
  round robin arbiter
  ☆71Updated 10 years ago
• google / open-source-pdks
  Index of the fully open source process design kits (PDKs) maintained by Google.
  ☆92Updated 2 years ago
• TinyTapeout / analog-virtualbox-vm-sky130a
  Virtual Machine for analog with the open source Sky130A PDK
  ☆40Updated last month
• riscv-verification / RVVI
  RISC-V Verification Interface
  ☆86Updated last month
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆89Updated 3 weeks ago
• efabless / foss-asic-tools
  FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…
  ☆80Updated 7 months ago