Alternatives and similar repositories for AI_by_AI

Users that are interested in AI_by_AI are comparing it to the libraries listed below

• TinyTapeout / analog-virtualbox-vm-sky130a
  Virtual Machine for analog with the open source Sky130A PDK
  ☆50Updated last month
• efabless / caravel_user_project
  https://caravel-user-project.readthedocs.io
  ☆218Updated 6 months ago
• zeroasiccorp / switchboard
  Communication framework for RTL simulation and emulation.
  ☆294Updated 2 weeks ago
• ztachip / ztachip
  Opensource software/hardware platform to build edge AI solutions deployed on FPGA or custom ASIC hardware.
  ☆266Updated 5 months ago
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆151Updated 2 weeks ago
• TinyTapeout / tt10-verilog-template
  Submission template for Tiny Tapeout 10 - Verilog HDL Projects
  ☆24Updated 2 months ago
• efabless / caravel
  Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.
  ☆348Updated 6 months ago
• efabless / OpenLane
  This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …
  ☆157Updated last year
• getinstachip / vpm
  Verilog package manager written in Rust
  ☆143Updated 11 months ago
• mattvenn / awesome-opensource-asic-resources
  ☆346Updated 2 years ago
• chipsalliance / silicon-notebooks
  ☆171Updated 2 years ago
• google / sky90fd-pdk
  ☆116Updated 2 years ago
• efabless / ipm
  Open-source IPs Package Manager (IPM)
  ☆15Updated 6 months ago
• RTimothyEdwards / tutorial_layout
  Repository of files associated with the webinar on analog layout using magic and klayout with Matt Venn.
  ☆13Updated 2 years ago
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆413Updated last week
• efabless / openlane2
  The next generation of OpenLane, rewritten from scratch with a modular architecture
  ☆312Updated 6 months ago
• google / open-source-pdks
  Index of the fully open source process design kits (PDKs) maintained by Google.
  ☆104Updated 3 years ago
• SRA-VJTI / synapse32
  An inhouse RISC-V 32-bits CPU
  ☆17Updated 3 months ago
• openhwgroup / core-v-mcu
  This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.
  ☆187Updated 2 months ago
• SparcLab / OpenSERDES
  Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.
  ☆254Updated 3 years ago
• shivanishah269 / risc-v-core
  This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…
  ☆79Updated last year
• lnis-uofu / SOFA
  SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA
  ☆142Updated 2 years ago
• IHP-GmbH / IHP-Open-PDK
  130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design
  ☆606Updated this week
• google / gf180mcu-pdk
  PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).
  ☆420Updated 2 years ago
• dineshannayya / riscduino
  Arduino compatible Risc-V Based SOC
  ☆156Updated last year
• iammituraj / pequeno_riscv
  Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.
  ☆115Updated 3 weeks ago
• stnolting / neoTRNG
  🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).
  ☆200Updated last week
• TinyTapeout / tt06-verilog-template
  Submission template for Tiny Tapeout 6 - Verilog HDL Projects
  ☆34Updated last year
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆297Updated 7 months ago
• kiwih / qtcore-C1
  ☆47Updated 2 years ago