Alternatives and similar repositories for AI_by_AI

Users that are interested in AI_by_AI are comparing it to the libraries listed below

• efabless / caravel_user_project
  https://caravel-user-project.readthedocs.io
  ☆224Updated 9 months ago
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆155Updated this week
• google / sky90fd-pdk
  ☆122Updated 2 years ago
• TinyTapeout / analog-virtualbox-vm-sky130a
  Virtual Machine for analog with the open source Sky130A PDK
  ☆60Updated last month
• efabless / OpenLane
  This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …
  ☆160Updated last year
• mattvenn / awesome-opensource-asic-resources
  ☆366Updated 2 years ago
• efabless / ipm
  Open-source IPs Package Manager (IPM)
  ☆15Updated 9 months ago
• efabless / caravel
  Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.
  ☆369Updated 9 months ago
• zeroasiccorp / ebrick-demo
  Demo: how to create a custom EBRICK
  ☆23Updated last year
• chipsalliance / silicon-notebooks
  ☆173Updated 2 years ago
• zeroasiccorp / switchboard
  Communication framework for RTL simulation and emulation.
  ☆305Updated this week
• pulp-platform / croc
  A PULP SoC for education, easy to understand and extend with a full flow for a physical design.
  ☆175Updated this week
• RTimothyEdwards / tutorial_layout
  Repository of files associated with the webinar on analog layout using magic and klayout with Matt Venn.
  ☆15Updated 2 years ago
• FPGAOL-CE / osstoolchain-docker-things
  Dockerized FPGA toolchains containing openxc7, f4pga, vivado and more
  ☆14Updated 8 months ago
• TinyTapeout / tt10-verilog-template
  Submission template for Tiny Tapeout 10 - Verilog HDL Projects
  ☆25Updated 5 months ago
• chipfoundry / volare
  Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs
  ☆74Updated last month
• vmunoz82 / sudoku-challenge
  Solving Sudokus using open source formal verification tools
  ☆18Updated 3 years ago
• librelane / librelane
  ASIC implementation flow infrastructure, successor to OpenLane
  ☆216Updated this week
• chipfoundry / openlane2
  The next generation of OpenLane, rewritten from scratch with a modular architecture
  ☆321Updated 2 weeks ago
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆91Updated last year
• pongsagon / tt07-tiniest-gpu
  A tiniest ASIC GPU that can render only two texture mapped triangles
  ☆24Updated 2 months ago
• TinyTapeout / tt06-verilog-template
  Submission template for Tiny Tapeout 6 - Verilog HDL Projects
  ☆34Updated last year
• getinstachip / vpm
  Verilog package manager written in Rust
  ☆143Updated last year
• google / open-source-pdks
  Index of the fully open source process design kits (PDKs) maintained by Google.
  ☆108Updated 3 years ago
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆162Updated last month
• Fraunhofer-IMS / airisc_core_complex
  Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.
  ☆98Updated 5 months ago
• efabless / chipignite-resources
  ☆85Updated 3 years ago
• efabless / caravel_user_project_analog
  ☆50Updated 10 months ago
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆214Updated this week
• hell03end / verilog-uart
  Simple 8-bit UART realization on Verilog HDL.
  ☆111Updated last year