Baungarten-CINVESTAV / AI_by_AILinks
AI by AI
☆11Updated 2 years ago
Alternatives and similar repositories for AI_by_AI
Users that are interested in AI_by_AI are comparing it to the libraries listed below
Sorting:
- Universal Memory Interface (UMI)☆154Updated this week
- Communication framework for RTL simulation and emulation.☆304Updated last week
- https://caravel-user-project.readthedocs.io☆223Updated 9 months ago
- Opensource software/hardware platform to build edge AI solutions deployed on FPGA or custom ASIC hardware.☆276Updated 7 months ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆160Updated last year
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆364Updated 9 months ago
- ☆47Updated 2 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆442Updated last week
- ☆121Updated 2 years ago
- Tiny ASIC implementation for "The Era of 1-bit LLMs All Large Language Models are in 1.58 Bits" matrix multiplication unit☆170Updated last year
- Verilog package manager written in Rust☆143Updated last year
- A minimal Tensor Processing Unit (TPU) inspired by Google's TPUv1.☆188Updated last year
- Virtual Machine for analog with the open source Sky130A PDK☆59Updated 2 weeks ago
- Open-source IPs Package Manager (IPM)☆15Updated 9 months ago
- ☆363Updated 2 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆98Updated 5 months ago
- Repository of files associated with the webinar on analog layout using magic and klayout with Matt Venn.☆15Updated 2 years ago
- Raptor end-to-end FPGA Compiler and GUI☆90Updated 11 months ago
- ☆173Updated 2 years ago
- Demo: how to create a custom EBRICK☆23Updated last year
- ASIC implementation flow infrastructure, successor to OpenLane☆182Updated last week
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆144Updated 2 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- 10Gb Ethernet Switch☆240Updated last month
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 8 months ago
- Index of the fully open source process design kits (PDKs) maintained by Google.☆108Updated 3 years ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆321Updated 9 months ago
- Self checking RISC-V directed tests☆115Updated 5 months ago
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- ☆39Updated 8 months ago