inclyc / talk-simd-llvm
Talk about how to add new SIMD extension support, in llvm backend (zh_CN)
☆7Updated 3 months ago
Alternatives and similar repositories for talk-simd-llvm:
Users that are interested in talk-simd-llvm are comparing it to the libraries listed below
- Toy ELF dynlinker & interp☆10Updated 9 months ago
- Lower chisel memories to SRAM macros☆12Updated 11 months ago
- Open-Source EDA workshop for RISC-V community☆12Updated 2 years ago
- What if everything is a io_uring?☆16Updated 2 years ago
- A hand-written recursive decent Verilog parser.☆11Updated 2 years ago
- Microarchitecture diagrams of several CPUs☆24Updated last month
- RV32I by cats☆17Updated last year
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 3 years ago
- ☆10Updated last year
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆17Updated 3 months ago
- CIDR union / subtraction☆14Updated last month
- A Rust style C++ library.☆19Updated 2 years ago
- MLIR dialect for libgccjit☆21Updated 3 months ago
- Towards a million-node RISC-V cluster.☆13Updated 2 weeks ago
- Unofficial mirror of sourceware binutils-gdb repository. Updated daily.☆10Updated 2 years ago
- Compiling finite generators to digital logic. WIP☆14Updated 4 years ago
- GNU GRUB https://git.savannah.gnu.org/git/grub.git☆16Updated last year
- Apple Silicon TSO Enabler for Linux☆16Updated last year
- Maintain patches for running chromium on loongarch64☆14Updated last week
- A GPU FP32 computation method with Tensor Cores.☆20Updated 2 years ago
- Header-only C/C++ static keys to avoid the overhead of conditional branches☆12Updated last year
- Binary translation in Rust☆11Updated 4 years ago
- Relaxed Rust (for cats)☆16Updated 5 years ago
- PoC LoongArch - RISC-V emulator☆32Updated last year
- HERMES: sHallow dirEctory stRucture Many-filE fileSystem☆20Updated 5 years ago
- PKU CompNet'19 Lab 2 - Homebrew TCP☆12Updated 5 years ago
- Warning: 🕳 ahead!☆16Updated 5 years ago