Alternatives and similar repositories for talk-simd-llvm

Users that are interested in talk-simd-llvm are comparing it to the libraries listed below

• CircuitCoder / ld.meow.so
  Toy ELF dynlinker & interp
  ☆10Updated last year
• dtcxzyw / static-key
  Header-only C/C++ static keys to avoid the overhead of conditional branches
  ☆13Updated last year
• jiegec / SPECCPU2017Harmony
  Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT
  ☆25Updated 2 weeks ago
• jiegec / apple-pmu
  Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS
  ☆14Updated 2 months ago
• loongarch64-archive / grub
  GNU GRUB https://git.savannah.gnu.org/git/grub.git
  ☆16Updated last year
• jiegec / chisel-memory-lower
  Lower chisel memories to SRAM macros
  ☆12Updated last year
• loongson / binutils-gdb
  Unofficial mirror of sourceware binutils-gdb repository. Updated daily.
  ☆10Updated 2 years ago
• jiegec / verilog-lang
  A hand-written recursive decent Verilog parser.
  ☆11Updated 2 years ago
• jiegec / kb
  My knowledge base
  ☆55Updated last week
• chipsalliance / rocket-chip-fpga-shells
  Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards
  ☆18Updated 6 months ago
• CircuitCoder / MeoWave
  ☆10Updated last year
• cyyself / m1-pmu-gen
  Generate Linux Perf event tables for Apple Silicon
  ☆12Updated 7 months ago
• dramforever / ixayoi
  (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog
  ☆12Updated 3 years ago
• KireinaHoro / khemu
  Binary translation in Rust
  ☆13Updated 5 years ago
• chipsalliance / chisel-nix
  Nix template for the chisel-based industrial designing flows.
  ☆45Updated 2 months ago
• CircuitCoder / ChannelOS
  What if everything is a io_uring?
  ☆16Updated 2 years ago
• ziyao233 / barv
  RISC-V VM in Bash
  ☆24Updated 2 months ago
• cnrv / OSEDA
  Open-Source EDA workshop for RISC-V community
  ☆12Updated 2 years ago
• ZenithalHourlyRate / learn-git-the-not-so-super-hard-way
  ☆17Updated 3 years ago
• jiegec / cpu
  Microarchitecture diagrams of several CPUs
  ☆37Updated this week
• plctlab / riscv-cluster
  Towards a million-node RISC-V cluster.
  ☆13Updated 3 months ago
• CircuitCoder / cidr-calc
  CIDR union / subtraction
  ☆14Updated 4 months ago
• jiegec / rvv-kernels
  Implements kernels with RISC-V Vector
  ☆22Updated 2 years ago
• jiegec / unofficial-loongarch-intrinsics-guide
  Unofficial LoongArch Intrinsics Guide
  ☆56Updated 3 weeks ago
• cyyself / cyyrv64
  My RV64 CPU (Work in progress)
  ☆19Updated 2 years ago
• xen0n / larva
  PoC LoongArch - RISC-V emulator
  ☆32Updated last year
• Oyami-Srk / RISCV-GDB-Paging
  Paging Debug tool for GDB using python
  ☆13Updated 3 years ago
• OpenRigil / openrigil-rtl
  Open-source RISC-V cryptographic hardware token, RTL repo
  ☆19Updated 2 years ago
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆31Updated 3 years ago
• luojia65 / tiaoshi-dashi-sbi
  调试大师：你见过最强的内核调试器
  ☆35Updated 4 years ago