Alternatives and similar repositories for Talk:

Users that are interested in Talk are comparing it to the libraries listed below

• typekernel / typekernel
  Warning: 🕳 ahead!
  ☆16Updated 5 years ago
• dramforever / finlog
  Compiling finite generators to digital logic. WIP
  ☆14Updated 4 years ago
• Harry-Chen / TrivialTomasulo
  Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University
  ☆11Updated 5 years ago
• LyricZhao / ThinRouter
  A SystemVerilog implementation of MIPS32 CPU and RIP router
  ☆19Updated 5 years ago
• CircuitCoder / MeowRust
  Relaxed Rust (for cats)
  ☆16Updated 5 years ago
• thu-cs-lab / JieLabs-Web
  Backend & Frontend for JieLabs
  ☆22Updated last year
• MashPlant / decaf-rs
  Framework of pa code for THU compiler principle course.
  ☆13Updated 5 years ago
• Harry-Chen / HERMES
  HERMES: sHallow dirEctory stRucture Many-filE fileSystem
  ☆20Updated 5 years ago
• KireinaHoro / khtcp
  PKU CompNet'19 Lab 2 - Homebrew TCP
  ☆12Updated 5 years ago
• jiegec / verilog-lang
  A hand-written recursive decent Verilog parser.
  ☆11Updated 2 years ago
• wangrunji0408 / rjrouter
  [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)
  ☆14Updated 4 years ago
• jiegec / cpu
  Microarchitecture diagrams of several CPUs
  ☆18Updated this week
• Cytosine2020 / crust
  A Rust style C++ library.
  ☆19Updated 2 years ago
• wangrunji0408 / WanZheBiDong
  An educational game about Wanli Period of the Ming Dynasty
  ☆8Updated 4 years ago
• yukiiiteru / DailySchedule_2020
  OS Tutorial Summer of Code 2020
  ☆19Updated 2 years ago
• jiegec / learn_tsinghua_app
  网络学堂 PC 端 App
  ☆21Updated last year
• MashPlant / lalr1
  An LALR1(1)/LL(1) parser generator in Rust, for multiple languages.
  ☆49Updated 2 years ago
• meow-chip / MeowRouter
  A hardware accelerated IP packet forwarder running on programmable ICs
  ☆16Updated 2 years ago
• jiegec / verilog-format
  A naive verilog/systemverilog formatter
  ☆20Updated 2 years ago
• jiegec / naiverouter
  A router IP written in Verilog.
  ☆13Updated 5 years ago
• rcore-os / aCore
  Asynchronous OS kernel written in Rust.
  ☆33Updated 4 years ago
• CircuitCoder / MeowThink
  A mini (consistent-wannabe) proof-assistant with power roughly equivalent to intelligence of a two month old cat
  ☆17Updated 2 years ago
• jiegec / Projects
  A summarize of my projects.
  ☆47Updated 7 months ago
• tqyaaaaang / Hyper-OS
  Operating System Simulator
  ☆19Updated 5 years ago
• Fugoes / ctrj
  Compile Time RapidJSON: A compile time C++ header only JSON library without bloating yet another hand-crafted JSON parser based on RapidJ…
  ☆15Updated 4 years ago
• thu-cs-lab / TCP-Lab-Docs
  Documentation for TCP Lab
  ☆11Updated 8 months ago
• CircuitCoder / mill
  RV32I by cats
  ☆17Updated last year
• DeathWish5 / rCore_tutorial_tests
  rCore_tutorial_tests
  ☆10Updated 3 years ago
• thu-cs-lab / thinpad_top
  Project template for Artix-7 based Thinpad board
  ☆45Updated last year
• char-fish-after-lunch / SystemOnCat
  An SoC with multiple RISC-V IMA processors.
  ☆19Updated 6 years ago