TrivialCompiler / TalkLinks
Tex source for talk slide.
☆10Updated 4 years ago
Alternatives and similar repositories for Talk
Users that are interested in Talk are comparing it to the libraries listed below
Sorting:
- Compiling finite generators to digital logic. WIP☆14Updated 4 years ago
- Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University☆11Updated 6 years ago
- Warning: 🕳 ahead!☆16Updated 5 years ago
- Framework of pa code for THU compiler principle course.☆13Updated 5 years ago
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- A SystemVerilog implementation of MIPS32 CPU and RIP router☆23Updated 5 years ago
- Relaxed Rust (for cats)☆16Updated 5 years ago
- PKU CompNet'19 Lab 2 - Homebrew TCP☆12Updated 5 years ago
- My DAC '21 work open-sourced.☆14Updated 4 years ago
- A hand-written recursive decent Verilog parser.☆11Updated 2 years ago
- Compile Time RapidJSON: A compile time C++ header only JSON library without bloating yet another hand-crafted JSON parser based on RapidJ…☆15Updated 4 years ago
- A router IP written in Verilog.☆13Updated 5 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆16Updated 2 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 3 years ago
- HERMES: sHallow dirEctory stRucture Many-filE fileSystem☆20Updated 6 years ago
- OS Tutorial Summer of Code 2020☆19Updated 3 years ago
- An educational game about Wanli Period of the Ming Dynasty☆8Updated 5 years ago
- [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)☆14Updated 4 years ago
- An LALR1(1)/LL(1) parser generator in Rust, for multiple languages.☆48Updated 3 years ago
- A WIP Float32 soft FPU implementation☆22Updated 4 years ago
- RV32I by cats☆16Updated last year
- An SoC with multiple RISC-V IMA processors.☆19Updated 6 years ago
- What if everything is a io_uring?☆16Updated 2 years ago
- A mini (consistent-wannabe) proof-assistant with power roughly equivalent to intelligence of a two month old cat☆17Updated 3 years ago
- Lower chisel memories to SRAM macros☆12Updated last year
- A naive verilog/systemverilog formatter☆21Updated 3 months ago
- Baremetal softwares for TrivialMIPS platform☆11Updated 5 years ago
- A Rust style C++ library.☆19Updated 2 years ago
- Binary translation in Rust☆13Updated 5 years ago
- Toy ELF dynlinker & interp☆10Updated last year