CircuitCoder / MeoWave
☆10Updated last year
Related projects ⓘ
Alternatives and complementary repositories for MeoWave
- CIDR union / subtraction☆14Updated this week
- RISC-V VM in Bash☆23Updated 6 months ago
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 2 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 3 years ago
- Yet another raytracer☆8Updated 2 years ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Updated last year
- A hand-written recursive decent Verilog parser.☆11Updated 2 years ago
- RV32I by cats☆17Updated last year
- Relaxed Rust (for cats)☆16Updated 4 years ago
- A naive verilog/systemverilog formatter☆20Updated 2 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆54Updated 2 years ago
- ☆17Updated 2 years ago
- Yet another filesystem-based adventure game inspired by magic tower.☆12Updated 6 years ago
- ☆11Updated 6 months ago
- A 3d printed case design for Lichee Pi 4A☆12Updated last year
- 全方位控诉Windows的使用和开发体验☆12Updated 4 years ago
- Apple Silicon TSO Enabler for Linux☆15Updated 10 months ago
- What if everything is a io_uring?☆16Updated 2 years ago
- Nix template for the chisel-based industrial designing flows.☆29Updated last week
- My knowledge base☆38Updated last week
- Header-only C/C++ static keys to avoid the overhead of conditional branches☆11Updated 9 months ago
- A Rust style C++ library.☆19Updated 2 years ago
- Dockerfile with Vivado for CI☆28Updated 4 years ago
- 红人的女装☆8Updated 3 years ago
- PKU CompNet'19 Lab 2 - Homebrew TCP☆12Updated 4 years ago
- My RV64 CPU (Work in progress)☆19Updated last year
- Lower chisel memories to SRAM macros☆10Updated 7 months ago
- My DAC '21 work open-sourced.☆14Updated 3 years ago