CircuitCoder / MeoWave
☆10Updated last year
Alternatives and similar repositories for MeoWave:
Users that are interested in MeoWave are comparing it to the libraries listed below
- Toy ELF dynlinker & interp☆10Updated 8 months ago
- CIDR union / subtraction☆14Updated 2 weeks ago
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 3 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 3 years ago
- A hand-written recursive decent Verilog parser.☆11Updated 2 years ago
- Convert shared libraries into relocatable objects☆10Updated last year
- What if everything is a io_uring?☆16Updated 2 years ago
- ☆11Updated 9 months ago
- RISC-V VM in Bash☆23Updated 10 months ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆16Updated 2 years ago
- A 3d printed case design for Lichee Pi 4A☆12Updated last year
- My knowledge base☆42Updated last week
- Yet another raytracer☆8Updated 2 years ago
- Apple Silicon TSO Enabler for Linux☆16Updated last year
- RV32I by cats☆17Updated last year
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆56Updated 3 years ago
- ☆17Updated 2 years ago
- PKU CompNet'19 Lab 2 - Homebrew TCP☆12Updated 5 years ago
- 全方位控诉Windows的使用和开发体验☆12Updated 4 years ago
- A mini (consistent-wannabe) proof-assistant with power roughly equivalent to intelligence of a two month old cat☆17Updated 2 years ago
- WIP: A fork of OpenSBI, with software-emulated hypervisor extension support☆35Updated last year
- Dockerfile with Vivado for CI☆28Updated 4 years ago
- Follow nginx log, and find out bad guys!☆19Updated 3 weeks ago
- Nix template for the chisel-based industrial designing flows.☆35Updated this week
- Lower chisel memories to SRAM macros☆12Updated 10 months ago
- Paging Debug tool for GDB using python☆13Updated 2 years ago
- My RV64 CPU (Work in progress)☆19Updated 2 years ago