iBug / USTC-RV-Chisel
Chisel implementation of USTC RISC-V
☆8Updated 4 years ago
Alternatives and similar repositories for USTC-RV-Chisel:
Users that are interested in USTC-RV-Chisel are comparing it to the libraries listed below
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆28Updated 5 years ago
- Hardware design with Chisel☆32Updated 2 years ago
- ☆33Updated last month
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆38Updated last year
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆37Updated 2 years ago
- A Simple As Possible RISCV-32I core with debug module.☆42Updated 5 years ago
- Run Rocket Chip on VCU128☆30Updated 4 months ago
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- ☆12Updated 2 years ago
- ☆21Updated 4 years ago
- RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆52Updated 5 years ago
- An almost empty chisel project as a starting point for hardware design☆30Updated 2 months ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Updated 6 years ago
- A softcore microprocessor of MIPS32 architecture.☆39Updated 9 months ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆14Updated 5 months ago
- nscscc2018☆26Updated 6 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆25Updated 2 weeks ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆27Updated 3 months ago
- For CPU experiment☆9Updated 4 years ago
- CQU Dual Issue Machine☆35Updated 10 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆18Updated last week
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆51Updated 5 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆43Updated 2 weeks ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆47Updated last year
- BOOM's Simulation Accelerator.☆13Updated 3 years ago
- ☆25Updated 2 weeks ago