hht238000 / QP_solver-LVI_PDNN-FPGA_Implementation
Design and Implementation of Primal-Dual Neural Network FPGA Based on LVI for Solving Quadratic Programming Problems
☆9Updated 4 years ago
Alternatives and similar repositories for QP_solver-LVI_PDNN-FPGA_Implementation:
Users that are interested in QP_solver-LVI_PDNN-FPGA_Implementation are comparing it to the libraries listed below
- ☆69Updated 4 years ago
- This repository contains code and pdf tutorial of how I've implemented binocular camera matching algorithm, SGBM, with FPGA using verilog…☆32Updated last year
- ☆35Updated last year
- Real-time binocular stereo vision FPGA system with OV5640 cameras☆66Updated 2 years ago
- 利用ov5640摄像头采集图像，利用4.3寸RGB屏显示捕获到的数字，并将识别到的数字显示在数码管上。☆12Updated 4 years ago
- ☆14Updated 4 years ago
- FPGA implementation of Semi Global Matching algorithm, using High Level Synthesis☆15Updated 2 years ago
- FPGA Hardware Implementation for SLAM☆65Updated last month
- Hardware-Efficient Stereo Vision for Embedded Applications on FPGAs☆32Updated 4 years ago
- Real-time binocular stereo vision FPGA system with OV5640 cameras☆27Updated 5 years ago
- Deployment of Deep learning Image Super-Resolution Models in Xilinx Zynq MPSoC ZCU102☆15Updated 4 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Updated 9 years ago
- Integration of SIFT and LES Algorithms☆12Updated 8 months ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆89Updated last year
- ☆33Updated last year
- HSPICE and MATLAB simulation files of a tracking SAR ADC☆21Updated 6 months ago
- Zedboard projects☆11Updated 8 years ago
- 七路图像在FPGA中实现拼接，代码会不断添加进来。☆23Updated 3 years ago
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆52Updated 6 years ago
- ☆14Updated 2 years ago
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆15Updated 3 years ago
- Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Veril…☆20Updated last year
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆11Updated 3 months ago
- FIR band-pass filter using Verilog HDL.☆11Updated 4 years ago
- Tutorials on HLS Design☆51Updated 5 years ago
- AIChip 2021 project, NCKU☆13Updated 3 years ago
- 使用FPGA实现CNN模型☆13Updated 5 years ago
- FAST-9 Accelerator for Corner Detection☆36Updated 4 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago
- ☆18Updated 2 years ago